{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T12:47:33Z","timestamp":1726058853070},"publisher-location":"Cham","reference-count":35,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319763743"},{"type":"electronic","value":"9783319763750"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-319-76375-0_37","type":"book-chapter","created":{"date-parts":[[2019,11,12]],"date-time":"2019-11-12T22:03:43Z","timestamp":1573596223000},"page":"1065-1099","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["A Taxonomy and Evaluation Framework for Memristive Logic"],"prefix":"10.1007","author":[{"given":"John","family":"Reuben","sequence":"first","affiliation":[]},{"given":"Nishil","family":"Talati","sequence":"additional","affiliation":[]},{"given":"Nimrod","family":"Wald","sequence":"additional","affiliation":[]},{"given":"Rotem","family":"Ben-Hur","sequence":"additional","affiliation":[]},{"given":"Ameer Haj","family":"Ali","sequence":"additional","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]},{"given":"Shahar","family":"Kvatinsky","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,11,8]]},"reference":[{"key":"37_CR1","doi-asserted-by":"crossref","unstructured":"Aga, S., Jeloka, S., Subramaniyan, A., Narayanasamy, S., Blaauw, D., Das, R.: Compute caches. In: IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 481\u2013492 (2017)","DOI":"10.1109\/HPCA.2017.21"},{"issue":"5","key":"37_CR2","doi-asserted-by":"publisher","first-page":"806","DOI":"10.1109\/TCAD.2015.2488484","volume":"35","author":"L Amar","year":"2016","unstructured":"Amar, L., Gaillardon, P.E., Micheli, G.D.: Majority-inverter graph: A new paradigm for logic optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 35(5), 806\u2013819 (2016)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"37_CR3","doi-asserted-by":"crossref","unstructured":"Ben-Hur, R., Kvatinsky, S.: Memristive memory processing unit (MPU) controller for in-memory processing. In: 2016 IEEE International Conference on the Science of Electrical Engineering (ICSEE), pp. 1\u20135 (2016)","DOI":"10.1109\/ICSEE.2016.7806045"},{"key":"37_CR4","doi-asserted-by":"crossref","unstructured":"Ben-Hur, R., Wald, N., Talati, N., Kvatinsky, S.: Simple magic: Synthesis and in-memory mapping of logic execution for memristor aided logic. In: IEEE\/ACM International Conference On Computer Aided Design (ICCAD), pp. 225\u2013232 (2017)","DOI":"10.1109\/ICCAD.2017.8203782"},{"key":"37_CR5","doi-asserted-by":"crossref","unstructured":"Bhattacharjee, D., Chattopadhyay, A.: Delay-optimal technology mapping for in-memory computing using ReRAM devices. In: International Conference on Computer-Aided Design (ICCAD), pp. 1\u20136 (2016)","DOI":"10.1145\/2966986.2967020"},{"key":"37_CR6","doi-asserted-by":"crossref","unstructured":"Chattopadhyay, A., Amar, L., Soeken, M., Gaillardon, P.E., Micheli, G.D.: Notes on majority boolean algebra. In: 2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), pp. 50\u201355 (2016)","DOI":"10.1109\/ISMVL.2016.21"},{"key":"37_CR7","unstructured":"Dally, W.J.: Challenges for future computing systems. In: HiPEAC keynote (2015)"},{"key":"37_CR8","doi-asserted-by":"crossref","unstructured":"Gaillardon, P.E., Amar, L., Siemon, A., Linn, E., Waser, R., Chattopadhyay, A., Micheli, G.D.: The programmable logic-in-memory (plim) computer. In: 2016 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 427\u2013432 (2016)","DOI":"10.3850\/9783981537079_0970"},{"key":"37_CR9","doi-asserted-by":"crossref","unstructured":"Ghofrani, A., Lastras-Montao, M.A., Cheng, K.T.: Towards data reliable crossbar-based memristive memories. In: 2013 IEEE International Test Conference (ITC), pp. 1\u201310 (2013)","DOI":"10.1109\/TEST.2013.6651928"},{"issue":"4","key":"37_CR10","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/2.375174","volume":"28","author":"M Gokhale","year":"1995","unstructured":"Gokhale, M., Holmes, B., Iobst, K.: Processing in memory: the terasys massively parallel PIM array. Computer 28(4), 23\u201331 (1995)","journal-title":"Computer"},{"issue":"2","key":"37_CR11","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1109\/TCSII.2016.2551554","volume":"64","author":"Lauren Guckert","year":"2017","unstructured":"Guckert, L., Swartzlander, E.E.: MAD gates: Memristor logic design using driver circuitry. IEEE Trans. Circuits Syst. II, Exp. Briefs 64(2), 171\u2013175 (2017)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"37_CR12","doi-asserted-by":"crossref","unstructured":"Hassan, S.M., Yalamanchili, S., Mukhopadhyay, S.: Near data processing: Impact and optimization of 3D memory system architecture on the uncore. In: Proceedings of the 2015 International Symposium on Memory Systems, pp. 11\u201321. ACM, New York, NY, USA (2015)","DOI":"10.1145\/2818950.2818952"},{"issue":"1","key":"37_CR13","doi-asserted-by":"publisher","first-page":"178","DOI":"10.1109\/JSSC.2012.2215121","volume":"48","author":"A Kawahara","year":"2013","unstructured":"Kawahara, A., Azuma, R., Ikeda, Y., Kawai, K., Katoh, Y., Hayakawa, Y., Tsuji, K., Yoneda, S., Himeno, A., Shimakawa, K., Takagi, T., Mikawa, T., Aono, K.: An 8 mb multi-layered cross-point reram macro with 443 mb\/s write throughput. IEEE J. Solid-State Circuits 48(1), 178\u2013185 (2013)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"11","key":"37_CR14","doi-asserted-by":"publisher","first-page":"895","DOI":"10.1109\/TCSII.2014.2357292","volume":"61","author":"Shahar Kvatinsky","year":"2014","unstructured":"Kvatinsky, S., Belousov, D., Liman, S., Satat, G., Wald, N., Friedman, E.G., Kolodny, A., Weiser, U.C.: MAGIC- Memristor-Aided Logic. IEEE Trans. Circuits Syst. II, Exp. Briefs 61(11), 895\u2013899 (2014)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"2","key":"37_CR15","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1109\/MCAS.2013.2256257","volume":"13","author":"S Kvatinsky","year":"2013","unstructured":"Kvatinsky, S., Friedman, E.G., Kolodny, A., Weiser, U.C.: The desired memristor for circuit designers. IEEE Circuits Syst. Mag. 13(2), 17\u201322 (2013)","journal-title":"IEEE Circuits Syst. Mag."},{"issue":"8","key":"37_CR16","doi-asserted-by":"publisher","first-page":"786","DOI":"10.1109\/TCSII.2015.2433536","volume":"62","author":"S Kvatinsky","year":"2015","unstructured":"Kvatinsky, S., Ramadan, M., Friedman, E.G., Kolodny, A.: Vteam: A general model for voltage-controlled memristors. IEEE Transactions on Circuits and Systems II: Express Briefs 62(8), 786\u2013790 (2015)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"10","key":"37_CR17","doi-asserted-by":"publisher","first-page":"2054","DOI":"10.1109\/TVLSI.2013.2282132","volume":"22","author":"Shahar Kvatinsky","year":"2014","unstructured":"Kvatinsky, S., Satat, G., Wald, N., Friedman, E.G., Kolodny, A., Weiser, U.C.: Memristor-based material implication (IMPLY) logic: Design principles and methodologies. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(10), 2054\u20132066 (2014)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"37_CR18","doi-asserted-by":"crossref","unstructured":"Kvatinsky, S., Wald, N., Satat, G., Kolodny, A., Weiser, U.C., Friedman, E.G.: MRL: Memristor Ratioed Logic. In: International Workshop on Cellular Nanoscale Networks and their Applications, pp. 1\u20136 (2012)","DOI":"10.1109\/CNNA.2012.6331426"},{"issue":"11","key":"37_CR19","doi-asserted-by":"publisher","first-page":"1429","DOI":"10.1016\/j.mejo.2014.06.006","volume":"45","author":"Y Levy","year":"2014","unstructured":"Levy, Y., Bruck, J., Cassuto, Y., Friedman, E.G., Kolodny, A., Yaakobi, E., Kvatinsky, S.: Logic operations in memory using a memristive akers array. Microelectronics Journal 45(11), 1429\u20131437 (2014)","journal-title":"Microelectronics Journal"},{"key":"37_CR20","doi-asserted-by":"crossref","unstructured":"Li, S., Xu, C., Zou, Q., Zhao, J., Lu, Y., Xie, Y.: Pinatubo: A processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories. In: 53nd Design Automation Conference (DAC), pp. 1\u20136 (2016)","DOI":"10.1145\/2897937.2898064"},{"key":"37_CR21","unstructured":"Nguyen, H.A.D., Xie, L., Taouil, M., Hamdioui, S., Bertels, K.: Synthesizing HDL to memristor technology: A generic framework. In: 2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH), pp. 43\u201348 (2016)"},{"issue":"3","key":"37_CR22","doi-asserted-by":"publisher","first-page":"491","DOI":"10.1109\/TNANO.2017.2691713","volume":"16","author":"G Papandroulidakis","year":"2017","unstructured":"Papandroulidakis, G., Vourkas, I., Abusleme, A., Sirakoulis, G.C., Rubio, A.: Crossbar-based memristive logic-in-memory architecture. IEEE Trans. Nanotechnol. 16(3), 491\u2013501 (2017)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"12","key":"37_CR23","doi-asserted-by":"publisher","first-page":"972","DOI":"10.1109\/TCSII.2014.2357351","volume":"61","author":"Georgios Papandroulidakis","year":"2014","unstructured":"Papandroulidakis, G., Vourkas, I., Vasileiadis, N., Sirakoulis, G.C.: Boolean logic operations and computing circuits based on memristors. IEEE Trans. Circuits Syst. II, Exp. Briefs 61(12), 972\u2013976 (2014)","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"2","key":"37_CR24","doi-asserted-by":"publisher","first-page":"39","DOI":"10.1109\/MDAT.2016.2573586","volume":"34","author":"A Pedram","year":"2017","unstructured":"Pedram, A., Richardson, S., Horowitz, M., Galal, S., Kvatinsky, S.: Dark memory and accelerator-rich system optimization in the dark silicon era. IEEE Des. Test. 34(2), 39\u201350 (2017)","journal-title":"IEEE Des. Test."},{"key":"37_CR25","doi-asserted-by":"crossref","unstructured":"Raghuvanshi, A., Perkowski, M.: Logic synthesis and a generalized notation for memristor-realized material implication gates. In: International Conference on Computer-Aided Design (ICCAD), pp. 470\u2013477 (2014)","DOI":"10.1109\/ICCAD.2014.7001393"},{"issue":"6","key":"37_CR26","doi-asserted-by":"publisher","first-page":"2033","DOI":"10.1109\/JPROC.2011.2167489","volume":"100","author":"GS Rose","year":"2012","unstructured":"Rose, G.S., Rajendran, J., Manem, H., Karri, R., Pino, R.E.: Leveraging memristive systems in the construction of digital logic circuits. Proc. IEEE 100(6), 2033\u20132049 (2012)","journal-title":"Proc. IEEE"},{"issue":"2","key":"37_CR27","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/LCA.2015.2434872","volume":"14","author":"V Seshadri","year":"2015","unstructured":"Seshadri, V., Hsieh, K., Boroum, A., Lee, D., Kozuch, M.A., Mutlu, O., Gibbons, P.B., Mowry, T.C.: Fast bulk bitwise AND and OR in DRAM. IEEE Comput. Archit. Lett 14(2), 127\u2013131 (2015)","journal-title":"IEEE Comput. Archit. Lett"},{"key":"37_CR28","doi-asserted-by":"crossref","unstructured":"Shirinzadeh, S., Soeken, M., Gaillardon, P.E., Drechsler, R.: Fast logic synthesis for RRAM-based in-memory computing using majority-inverter graphs. In: Design, Automation Test in Europe Conference Exhibition, pp. 948\u2013953 (2016)","DOI":"10.3850\/9783981537079_0771"},{"issue":"6","key":"37_CR29","doi-asserted-by":"publisher","first-page":"888","DOI":"10.1088\/0957-4484\/16\/6\/045","volume":"16","author":"DB Strukov","year":"2005","unstructured":"Strukov, D.B., Likharev, K.K.: Cmol fpga: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnology 16(6), 888 (2005)","journal-title":"Nanotechnology"},{"issue":"4","key":"37_CR30","doi-asserted-by":"publisher","first-page":"635","DOI":"10.1109\/TNANO.2016.2570248","volume":"15","author":"N Talati","year":"2016","unstructured":"Talati, N., Gupta, S., Mane, P., Kvatinsky, S.: Logic design within memristive memories using memristor-aided logic (MAGIC). IEEE Trans. Nanotechnol. 15(4), 635\u2013650 (2016)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"37_CR31","doi-asserted-by":"crossref","unstructured":"Xie, L., Nguyen, H.A.D., Taouil, M., Hamdioui, S., Bertels, K.: Fast boolean logic mapped on memristor crossbar. In: International Conference on Computer Design (ICCD), pp. 335\u2013342 (2015)","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"37_CR32","unstructured":"Xie, L., Nguyen, H.A.D., Taouil, M., Hamdioui, S., Bertels, K.: A mapping methodology of boolean logic circuits on memristor crossbar. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems PP(99), 1\u20131 (2017)"},{"key":"37_CR33","doi-asserted-by":"crossref","unstructured":"Xu, C., Niu, D., Muralimanohar, N., Balasubramonian, R., Zhang, T., Yu, S., Xie, Y.: Overcoming the challenges of crossbar resistive memory architectures. In: International Symposium on High Performance Computer Architecture (HPCA), pp. 476\u2013488 (2015)","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"37_CR34","doi-asserted-by":"crossref","unstructured":"Zha, Y., Li, J.: Reconfigurable in-memory computing with resistive memory crossbar. In: 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1\u20138 (2016)","DOI":"10.1145\/2966986.2967069"},{"issue":"2","key":"37_CR35","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1109\/LCA.2017.2672558","volume":"16","author":"Yue Zha","year":"2017","unstructured":"Zha, Y., Li, J.: IMEC: A fully morphable in-memory computing fabric enabled by resistive crossbar. IEEE Comput. Archit. Lett. 16(2), 123\u2013126 (2017)","journal-title":"IEEE Computer Architecture Letters"}],"container-title":["Handbook of Memristor Networks"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-76375-0_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,12]],"date-time":"2019-11-12T22:11:19Z","timestamp":1573596679000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-76375-0_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783319763743","9783319763750"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-76375-0_37","relation":{},"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"8 November 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}