{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T12:47:32Z","timestamp":1726058852926},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319763743"},{"type":"electronic","value":"9783319763750"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-319-76375-0_38","type":"book-chapter","created":{"date-parts":[[2019,11,12]],"date-time":"2019-11-12T17:03:43Z","timestamp":1573578223000},"page":"1101-1121","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Memristive Stateful Logic"],"prefix":"10.1007","author":[{"given":"Eero","family":"Lehtonen","sequence":"first","affiliation":[]},{"given":"Jussi H.","family":"Poikonen","sequence":"additional","affiliation":[]},{"given":"Mika","family":"Laiho","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,11,8]]},"reference":[{"key":"38_CR1","doi-asserted-by":"publisher","first-page":"873","DOI":"10.1038\/nature08940","volume":"464","author":"J Borghetti","year":"2010","unstructured":"Borghetti, J., Snider, G.S., Kuekes, P.J., Yang, J.J., Stewart, D.R., Williams, R.S.: Memristive switches enable stateful logic operations via material implication. Nature 464, 873\u2013876 (2010)","journal-title":"Nature"},{"issue":"2","key":"38_CR2","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1021\/nl025875l","volume":"3","author":"Y Cui","year":"2003","unstructured":"Cui, Y., Zhong, Z., Wang, D., Wang, W.U., Lieber, C.M.: High performance silicon nanowire field effect transistors. Nano Lett. 3(2), 149\u2013152 (2003)","journal-title":"Nano Lett."},{"issue":"12","key":"38_CR3","doi-asserted-by":"publisher","first-page":"1800","DOI":"10.1109\/TCAD.2011.2165067","volume":"30","author":"K Kim","year":"2011","unstructured":"Kim, K., Shin, S., Kang, S.-M.: Field programmable stateful logic array. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 30(12), 1800\u20131813 (2011)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"5","key":"38_CR4","doi-asserted-by":"publisher","first-page":"053106","DOI":"10.1063\/1.3294625","volume":"96","author":"K-H Kim","year":"2010","unstructured":"Kim, K.-H., Hyun Jo, S., Gaba, S., Lu, W.: Nanoscale resistive memory with intrinsic diode characteristics and long endurance. Appl. Phys. Lett. 96(5), 053106 (2010)","journal-title":"Appl. Phys. Lett."},{"key":"38_CR5","unstructured":"Kuekes, P.: Material implication: digital logic with memristors. In: A Presentation in the Memristor and Memristive Systems Symposium at UC Berkeley (2008)"},{"key":"38_CR6","doi-asserted-by":"crossref","unstructured":"Kvatinsky, S., Kolodny, A., Weiser, U.C., Friedman, E.G.: Memristor-based imply logic design procedure. In: 2011 IEEE 29th International Conference on Computer Design (ICCD), pp. 142\u2013147 (2011)","DOI":"10.1109\/ICCD.2011.6081389"},{"key":"38_CR7","doi-asserted-by":"crossref","unstructured":"Kvatinsky, S., Wald, N., Satat, G., Kolodny, A., Weiser, U.C., Friedman, E.G.: MRL\u2014memristor ratioed logic. In: 2012 13th International Workshop on Cellular Nanoscale Networks and Their Applications (CNNA), pp. 1\u20136 (2012)","DOI":"10.1109\/CNNA.2012.6331426"},{"key":"38_CR8","doi-asserted-by":"crossref","unstructured":"Laiho, M., Lehtonen, E.: Cellular nanoscale network cell with memristors for local implication logic and synapses. In: Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2051\u20132054 (2010)","DOI":"10.1109\/ISCAS.2010.5537188"},{"key":"38_CR9","doi-asserted-by":"crossref","unstructured":"Lehtonen, E., Laiho, M.: Stateful implication logic with memristors. In: Proceedings of the 2009 IEEE\/ACM International Symposium on Nanoscale Architectures, NANOARCH 2009, pp. 33\u201336 (2009)","DOI":"10.1109\/NANOARCH.2009.5226356"},{"issue":"3","key":"38_CR10","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1049\/el.2010.3407","volume":"46","author":"E Lehtonen","year":"2010","unstructured":"Lehtonen, E., Poikonen, J.H., Laiho, M.: Two memristors suffice to compute all Boolean functions. Electron. Lett. 46(3), 239 (2010)","journal-title":"Electron. Lett."},{"key":"38_CR11","doi-asserted-by":"crossref","unstructured":"Lehtonen, E., Poikonen, J.H., Laiho, M.: Implication logic synthesis methods for memristors. In: 2012 Proceedings of the IEEE International Symposium on Circuits and Systems, ISCAS (2012)","DOI":"10.1109\/ISCAS.2012.6271792"},{"key":"38_CR12","doi-asserted-by":"crossref","unstructured":"Lehtonen, E., Poikonen, J.H., Laiho, M.: Applications and limitations of memristive implication logic. In: 2012 13th International Workshop on Cellular Nanoscale Networks and Their Applications (CNNA), pp. 1\u20136 (2012)","DOI":"10.1109\/CNNA.2012.6331438"},{"issue":"10","key":"38_CR13","doi-asserted-by":"publisher","first-page":"2531","DOI":"10.1109\/TED.2010.2062187","volume":"57","author":"J Liang","year":"2010","unstructured":"Liang, J., Wong, H.-S.P.: Cross-point memory array without cell selectors - device characteristics and data storage pattern dependencies. IEEE Trans. Electron Dev. 57(10), 2531\u20132538 (2010)","journal-title":"IEEE Trans. Electron Dev."},{"key":"38_CR14","first-page":"447","volume-title":"Introducing Molecular Electronics","author":"KK Likharev","year":"2005","unstructured":"Likharev, K.K., Strukov, D.B.: CMOL: devices, circuits, and architectures. In: Cuniberti, G., Fagas, G., Richter, K. (eds.) Introducing Molecular Electronics, pp. 447\u2013478. Springer, Berlin (2005)"},{"issue":"30","key":"38_CR15","doi-asserted-by":"publisher","first-page":"305205","DOI":"10.1088\/0957-4484\/23\/30\/305205","volume":"23","author":"E Linn","year":"2012","unstructured":"Linn, E., Rosezin, R., Tappertzhofen, S., Bttger, U., Waser, R.: Beyond von Neumann - logic operations in passive crossbar arrays alongside memory operations. Nanotechnology 23(30), 305205 (2012)","journal-title":"Nanotechnology"},{"issue":"6","key":"38_CR16","doi-asserted-by":"publisher","first-page":"2071","DOI":"10.1109\/JPROC.2011.2166369","volume":"100","author":"YV Pershin","year":"2012","unstructured":"Pershin, Y.V., Di Ventra, M.: Neuromorphic, digital, and quantum computation with memory circuit elements. Proc. IEEE 100(6), 2071\u20132080 (2012)","journal-title":"Proc. IEEE"},{"issue":"7","key":"38_CR17","doi-asserted-by":"publisher","first-page":"1129","DOI":"10.1109\/TCAD.2012.2187524","volume":"31","author":"JH Poikonen","year":"2012","unstructured":"Poikonen, J.H., Lehtonen, E., Laiho, M.: On synthesis of Boolean expressions for memristive devices using sequential implication logic. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 31(7), 1129\u20131134 (2012)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"6","key":"38_CR18","doi-asserted-by":"publisher","first-page":"2033","DOI":"10.1109\/JPROC.2011.2167489","volume":"100","author":"GS Rose","year":"2012","unstructured":"Rose, G.S., Rajendran, J., Manem, H., Karri, R., Pino, R.E.: Leveraging memristive systems in the construction of digital logic circuits. Proc. IEEE 100(6), 2033\u20132049 (2012)","journal-title":"Proc. IEEE"},{"issue":"6","key":"38_CR19","doi-asserted-by":"publisher","first-page":"710","DOI":"10.1109\/LED.2011.2127439","volume":"32","author":"R Rosezin","year":"2011","unstructured":"Rosezin, R., Linn, E., Kugeler, C., Bruchhaus, R., Waser, R.: Crossbar logic using bipolar and complementary resistive switches. IEEE Electron Dev. Lett. 32(6), 710\u2013712 (2011)","journal-title":"IEEE Electron Dev. Lett."},{"issue":"7","key":"38_CR20","first-page":"442","volume":"58","author":"S Shin","year":"2011","unstructured":"Shin, S., Kim, K., Kang, S.-M.S.: Reconfigurable stateful NOR gate for large-scale logic-array integrations. IEEE Trans. Circ. Syst. II Express Briefs 58(7), 442\u2013446 (2011)","journal-title":"IEEE Trans. Circ. Syst. II Express Briefs"},{"issue":"3","key":"38_CR21","doi-asserted-by":"publisher","first-page":"035204","DOI":"10.1088\/0957-4484\/18\/3\/035204","volume":"18","author":"GS Snider","year":"2007","unstructured":"Snider, G.S., Williams, R.S.: Nano\/CMOS architectures using a field-programmable nanowire interconnect. Nanotechnology 18(3), 035204 (2007)","journal-title":"Nanotechnology"}],"container-title":["Handbook of Memristor Networks"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-76375-0_38","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,12]],"date-time":"2019-11-12T17:11:26Z","timestamp":1573578686000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-76375-0_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783319763743","9783319763750"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-76375-0_38","relation":{},"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"8 November 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}