{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T15:39:21Z","timestamp":1756309161119,"version":"3.37.3"},"publisher-location":"Cham","reference-count":62,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319769523"},{"type":"electronic","value":"9783319769530"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-76953-0_2","type":"book-chapter","created":{"date-parts":[[2018,3,6]],"date-time":"2018-03-06T03:13:36Z","timestamp":1520306016000},"page":"21-44","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["MemJam: A False Dependency Attack Against Constant-Time Crypto Implementations in SGX"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3123-5916","authenticated-orcid":false,"given":"Ahmad","family":"Moghimi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1116-6973","authenticated-orcid":false,"given":"Thomas","family":"Eisenbarth","sequence":"additional","affiliation":[]},{"given":"Berk","family":"Sunar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,3,7]]},"reference":[{"key":"2_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1007\/978-3-642-15031-9_8","volume-title":"Cryptographic Hardware and Embedded Systems, CHES 2010","author":"O Ac\u0131i\u00e7mez","year":"2010","unstructured":"Ac\u0131i\u00e7mez, O., Brumley, B.B., Grabher, P.: New results on instruction cache attacks. In: Mangard, S., Standaert, F.-X. (eds.) CHES 2010. LNCS, vol. 6225, pp. 110\u2013124. Springer, Heidelberg (2010). https:\/\/doi.org\/10.1007\/978-3-642-15031-9_8"},{"key":"2_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1007\/978-3-540-77272-9_12","volume-title":"Cryptography and Coding","author":"O Ac\u0131i\u00e7mez","year":"2007","unstructured":"Ac\u0131i\u00e7mez, O., Gueron, S., Seifert, J.-P.: New branch prediction vulnerabilities in openSSL and necessary software countermeasures. In: Galbraith, S.D. (ed.) Cryptography and Coding 2007. LNCS, vol. 4887, pp. 185\u2013203. Springer, Heidelberg (2007). https:\/\/doi.org\/10.1007\/978-3-540-77272-9_12"},{"key":"2_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"225","DOI":"10.1007\/11967668_15","volume-title":"Topics in Cryptology \u2013 CT-RSA 2007","author":"O Ac\u0131i\u00e7mez","year":"2006","unstructured":"Ac\u0131i\u00e7mez, O., Ko\u00e7, \u00c7.K., Seifert, J.-P.: Predicting secret keys via branch prediction. In: Abe, M. (ed.) CT-RSA 2007. LNCS, vol. 4377, pp. 225\u2013242. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11967668_15"},{"doi-asserted-by":"crossref","unstructured":"Aciicmez, O., Seifert, J.-P.: Cheap hardware parallelism implies cheap security. In: Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2007. IEEE (2007)","key":"2_CR4","DOI":"10.1109\/FDTC.2007.16"},{"unstructured":"Agner: The microarchitecture of Intel, AMD and VIA CPUs: an optimization guide for assembly programmers and compiler makers. http:\/\/www.agner.org\/optimize\/microarchitecture.pdf","key":"2_CR5"},{"doi-asserted-by":"crossref","unstructured":"Allan, T., Brumley, B.B., Falkner, K., van de Pol, J., Yarom, Y.: Amplifying side channels through performance degradation. In: Annual Computer Security Applications Conference (ACSAC) (2016)","key":"2_CR6","DOI":"10.1145\/2991079.2991084"},{"doi-asserted-by":"crossref","unstructured":"Andrysco, M., Kohlbrenner, D., Mowery, K., Jhala, R., Lerner, S., Shacham, H.: On subnormal floating point and abnormal timing. In: 2015 IEEE Symposium on Security and Privacy (SP). IEEE (2015)","key":"2_CR7","DOI":"10.1109\/SP.2015.44"},{"doi-asserted-by":"crossref","unstructured":"Aweke, Z.B., Austin, T.: Ozone: Efficient Execution with Zero Timing Leakage for Modern Microarchitectures. arXiv preprint arXiv:1703.07706 (2017)","key":"2_CR8","DOI":"10.1109\/HST.2017.7951817"},{"key":"2_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1007\/978-3-662-44709-3_5","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2014","author":"N Benger","year":"2014","unstructured":"Benger, N., van de Pol, J., Smart, N.P., Yarom, Y.: \u201cOoh Aah... Just a Little Bit\u201d: a small amount of side channel can go a long way. In: Batina, L., Robshaw, M. (eds.) CHES 2014. LNCS, vol. 8731, pp. 75\u201392. Springer, Heidelberg (2014). https:\/\/doi.org\/10.1007\/978-3-662-44709-3_5"},{"key":"2_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1007\/11894063_16","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"J Bonneau","year":"2006","unstructured":"Bonneau, J., Mironov, I.: Cache-collision timing attacks against AES. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 201\u2013215. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11894063_16"},{"unstructured":"Brasser, F., M\u00fcller, U., Dmitrienko, A., Kostiainen, K., Capkun, S., Sadeghi, A.R.: Software grand exposure: SGX cache attacks are practical. In: 11th USENIX Workshop on Offensive Technologies (WOOT 2017). USENIX Association, Vancouver, BC (2017). https:\/\/www.usenix.org\/conference\/woot17\/workshop-program\/presentation\/brasser","key":"2_CR11"},{"unstructured":"Brickell, E., Graunke, G., Neve, M., Seifert, J.-P.: Software mitigations to hedge AES against cache-based software side channel vulnerabilities. IACR Cryptology ePrint Archive (2006)","key":"2_CR12"},{"unstructured":"Brickell, E., Graunke, G., Seifert, J.-P.: Mitigating cache\/timing based side-channels in AES and RSA software implementations. In: RSA Conference 2006 session DEV-203 (2006)","key":"2_CR13"},{"doi-asserted-by":"crossref","unstructured":"Briongos, S., Irazoqui, G., Malag\u00f3n, P., Eisenbarth, T.: CacheShield: Protecting Legacy Processes Against Cache Attacks. arXiv preprint arXiv:1709.01795 (2017)","key":"2_CR14","DOI":"10.1145\/3176258.3176320"},{"key":"2_CR15","doi-asserted-by":"crossref","first-page":"701","DOI":"10.1016\/j.comnet.2005.01.010","volume":"48","author":"D Brumley","year":"2005","unstructured":"Brumley, D., Boneh, D.: Remote timing attacks are practical. Comput. Netw. 48, 701\u2013716 (2005)","journal-title":"Comput. Netw."},{"unstructured":"Carluccio, D.: Electromagnetic side channel analysis for embedded crypto devices. Master\u2019s thesis, Ruhr Universit\u00e4t Bochum (2005)","key":"2_CR16"},{"unstructured":"Costan, V., Lebedev, I.A., Devadas, S.: Sanctum: minimal hardware extensions for strong software isolation. In: USENIX Security Symposium (2016)","key":"2_CR17"},{"key":"2_CR18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04722-4","volume-title":"The Design of Rijndael: AES-The Advanced Encryption Standard","author":"J Daemen","year":"2013","unstructured":"Daemen, J., Rijmen, V.: The Design of Rijndael: AES-The Advanced Encryption Standard. Springer Science & Business Media, Berlin (2013). https:\/\/doi.org\/10.1007\/978-3-662-04722-4"},{"unstructured":"Diffie, W., Ledin, G.: SMS4 Encryption Algorithm for Wireless Networks. IACR Cryptology ePrint Archive (2008)","key":"2_CR19"},{"doi-asserted-by":"crossref","unstructured":"Doychev, G., K\u00f6pf, B.: Rigorous analysis of software countermeasures against cache attacks. In: Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation (2017)","key":"2_CR20","DOI":"10.1145\/3062341.3062388"},{"doi-asserted-by":"crossref","unstructured":"Ge, Q., Yarom, Y., Cock, D., Heiser, G.: A Survey of Microarchitectural Timing Attacks and Countermeasures on Contemporary Hardware. IACR Cryptology ePrint Archive 2016\/613 (2016)","key":"2_CR21","DOI":"10.1007\/s13389-016-0141-6"},{"unstructured":"Ge, Q., Yarom, Y., Li, F., Heiser, G.: Contemporary Processors Are Leaky\u2013And Theres Nothing You Can Do About It. The Computing Research Repository. arXiv (2016)","key":"2_CR22"},{"key":"2_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1007\/978-3-662-48116-5_6","volume-title":"Fast Software Encryption","author":"C Glowacz","year":"2015","unstructured":"Glowacz, C., Grosso, V., Poussier, R., Sch\u00fcth, J., Standaert, F.-X.: Simpler and more efficient rank estimation for side-channel security assessment. In: Leander, G. (ed.) FSE 2015. LNCS, vol. 9054, pp. 117\u2013129. Springer, Heidelberg (2015). https:\/\/doi.org\/10.1007\/978-3-662-48116-5_6"},{"key":"2_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1007\/978-3-319-40667-1_14","volume-title":"Detection of Intrusions and Malware, and Vulnerability Assessment","author":"D Gruss","year":"2016","unstructured":"Gruss, D., Maurice, C., Wagner, K., Mangard, S.: Flush+flush: a fast and stealthy cache attack. In: Caballero, J., Zurutuza, U., Rodr\u00edguez, R.J. (eds.) DIMVA 2016. LNCS, vol. 9721, pp. 279\u2013299. Springer, Cham (2016). https:\/\/doi.org\/10.1007\/978-3-319-40667-1_14"},{"unstructured":"Gueron, S., Krasnov, V.: SM4 acceleration processors, methods, systems, and instructions. US Patent 9,513,913, 6 December 2016. https:\/\/www.google.com\/patents\/US9513913","key":"2_CR25"},{"doi-asserted-by":"crossref","unstructured":"Gullasch, D., Bangerter, E., Krenn, S.: Cache games-bringing access-based cache attacks on AES to practice. In: 2011 IEEE Symposium on Security and Privacy (SP). IEEE (2011)","key":"2_CR26","DOI":"10.1109\/SP.2011.22"},{"unstructured":"Inci, M.S., G\u00fclmezoglu, B., Apecechea, G.I., Eisenbarth, T., Sunar, B.: Seriously, get off my cloud! Cross-VM RSA Key Recovery in a Public Cloud. IACR Cryptology ePrint Archive (2015)","key":"2_CR27"},{"key":"2_CR28","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"368","DOI":"10.1007\/978-3-662-53140-2_18","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2016","author":"MS \u0130nci","year":"2016","unstructured":"\u0130nci, M.S., Gulmezoglu, B., Irazoqui, G., Eisenbarth, T., Sunar, B.: Cache attacks enable bulk key recovery on the cloud. In: Gierlichs, B., Poschmann, A.Y. (eds.) CHES 2016. LNCS, vol. 9813, pp. 368\u2013388. Springer, Heidelberg (2016). https:\/\/doi.org\/10.1007\/978-3-662-53140-2_18"},{"unstructured":"Intel: Intel 64 and IA-32 Architectures Optimization Reference Manual. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-optimization-manual.html","key":"2_CR29"},{"unstructured":"Intel: Intel 64 and IA-32 Architectures Software Developer Manuals. https:\/\/software.intel.com\/en-us\/articles\/intel-sdm","key":"2_CR30"},{"unstructured":"Intel IPP linkage models - quick reference guide. https:\/\/software.intel.com\/en-us\/articles\/intel-integrated-performance-primitives-intel-ipp-intel-ipp-linkage-models-quick-reference-guide","key":"2_CR31"},{"unstructured":"Intel: Intel(R) Software Guard Extensions for Linux* OS. https:\/\/github.com\/01org\/linux-sgx","key":"2_CR32"},{"unstructured":"Intel: Pin, Dynamic Binary Instrumentation Tool. https:\/\/software.intel.com\/en-us\/articles\/pin-a-dynamic-binary-instrumentation-tool","key":"2_CR33"},{"unstructured":"Symmetric Cryptography Primitive Functions. https:\/\/software.intel.com\/en-us\/ipp-crypto-reference-symmetric-cryptography-primitive-functions","key":"2_CR34"},{"unstructured":"Understanding CPU Dispatching in the Intel IPP Libraries. https:\/\/software.intel.com\/en-us\/articles\/intel-integrated-performance-primitives-intel-ipp-understanding-cpu-optimized-code-used-in-intel-ipp","key":"2_CR35"},{"doi-asserted-by":"crossref","unstructured":"Irazoqui, G., Eisenbarth, T., Sunar, B.: S$A: a shared cache attack that works across cores and defies VM sandboxing-and its application to AES. In: 2015 IEEE Symposium on Security and Privacy (SP) (2015)","key":"2_CR36","DOI":"10.1109\/SP.2015.42"},{"unstructured":"Irazoqui, G., Eisenbarth, T., Sunar, B.: MASCAT: Stopping Microarchitectural Attacks Before Execution. IACR Cryptology ePrint Archive (2016)","key":"2_CR37"},{"doi-asserted-by":"crossref","unstructured":"Kayaalp, M., Khasawneh, K.N., Esfeden, H.A., Elwell, J., Abu-Ghazaleh, N., Ponomarev, D., Jaleel, A.: RIC: relaxed inclusion caches for mitigating LLC side-channel attacks. In: Proceedings of the 54th Annual Design Automation Conference 2017. ACM (2017)","key":"2_CR38","DOI":"10.1145\/3061639.3062313"},{"key":"2_CR39","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1016\/0898-1221(95)00153-P","volume":"30","author":"CK Ko\u00e7","year":"1995","unstructured":"Ko\u00e7, C.K.: Analysis of sliding window techniques for exponentiation. Comput. Math. Appl. 30, 17\u201324 (1995)","journal-title":"Comput. Math. Appl."},{"key":"2_CR40","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/s13389-011-0006-y","volume":"1","author":"P Kocher","year":"2011","unstructured":"Kocher, P., Jaffe, J., Jun, B., Rohatgi, P.: Introduction to differential power analysis. J. Cryptogr. Eng. 1, 5\u201327 (2011)","journal-title":"J. Cryptogr. Eng."},{"unstructured":"Lee, S., Shih, M.W., Gera, P., Kim, T., Kim, H., Peinado, M.: Inferring fine-grained control flow inside SGX enclaves with branch shadowing. arXiv preprint arXiv:1611.06952 (2016)","key":"2_CR41"},{"doi-asserted-by":"crossref","unstructured":"Liu, F., Ge, Q., Yarom, Y., Mckeen, F., Rozas, C., Heiser, G., Lee, R.B.: Catalyst: defeating last-level cache side channel attacks in cloud computing. In: 2016 IEEE Symposium on High Performance Computer Architecture (HPCA) (2016)","key":"2_CR42","DOI":"10.1109\/HPCA.2016.7446082"},{"unstructured":"Marr, D., Binns, F., Hill, D., Hinton, G., Koufaty, D., et al.: Hyper-threading technology in the netburst\u00ae microarchitecture. In: 14th Hot Chips (2002)","key":"2_CR43"},{"doi-asserted-by":"crossref","unstructured":"Moghimi, A., Irazoqui, G., Eisenbarth, T.: Cachezoom: how SGX amplifies the power of cache attacks. arXiv preprint arXiv:1703.06986 (2017)","key":"2_CR44","DOI":"10.1007\/978-3-319-66787-4_4"},{"key":"2_CR45","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1007\/978-3-642-38519-3_3","volume-title":"Information Security and Cryptology","author":"PH Nguyen","year":"2013","unstructured":"Nguyen, P.H., Rebeiro, C., Mukhopadhyay, D., Wang, H.: Improved differential cache attacks on SMS4. In: Kuty\u0142owski, M., Yung, M. (eds.) Inscrypt 2012. LNCS, vol. 7763, pp. 29\u201345. Springer, Heidelberg (2013). https:\/\/doi.org\/10.1007\/978-3-642-38519-3_3"},{"key":"2_CR46","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/11605805_1","volume-title":"Topics in Cryptology \u2013 CT-RSA 2006","author":"DA Osvik","year":"2006","unstructured":"Osvik, D.A., Shamir, A., Tromer, E.: Cache attacks and countermeasures: the case of AES. In: Pointcheval, D. (ed.) CT-RSA 2006. LNCS, vol. 3860, pp. 1\u201320. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11605805_1"},{"doi-asserted-by":"crossref","unstructured":"Ristenpart, T., Tromer, E., Shacham, H., Savage, S.: Hey, you, get off of my cloud: exploring information leakage in third-party compute clouds. In: Proceedings of the 16th ACM Conference on Computer and Communications Security. ACM (2009)","key":"2_CR47","DOI":"10.1145\/1653662.1653687"},{"key":"2_CR48","volume-title":"UNIX Systems for Modern Architectures: Symmetric Multiprocessing and Caching for Kernel Programmers","author":"C Schimmel","year":"1994","unstructured":"Schimmel, C.: UNIX Systems for Modern Architectures: Symmetric Multiprocessing and Caching for Kernel Programmers. Addison-Wesley Publishing Co., Boston (1994)"},{"key":"2_CR49","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1007\/s00145-009-9049-y","volume":"23","author":"E Tromer","year":"2010","unstructured":"Tromer, E., Osvik, D.A., Shamir, A.: Efficient cache attacks on AES, and countermeasures. J. Cryptol. 23, 37\u201371 (2010)","journal-title":"J. Cryptol."},{"key":"2_CR50","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1007\/978-3-540-45238-6_6","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"Y Tsunoo","year":"2003","unstructured":"Tsunoo, Y., Saito, T., Suzaki, T., Shigeri, M., Miyauchi, H.: Cryptanalysis of DES implemented on computers with cache. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol. 2779, pp. 62\u201376. Springer, Heidelberg (2003). https:\/\/doi.org\/10.1007\/978-3-540-45238-6_6"},{"unstructured":"Van Bulck, J., Weichbrodt, N., Kapitza, R., Piessens, F., Strackx, R.: Telling your secrets without page faults: stealthy page table-based attacks on enclaved execution. In: Proceedings of the 26th USENIX Security Symposium. USENIX Association (2017)","key":"2_CR51"},{"unstructured":"Wang, S., Wang, P., Liu, X., Zhang, D., Wu, D.: CacheD: identifying cache-based timing channels in production software. In: 26th USENIX Security Symposium (USENIX Security 2017), pp. 235\u2013252. USENIX Association, Vancouver (2017). https:\/\/www.usenix.org\/conference\/usenixsecurity17\/technical-sessions\/presentation\/wang-shuai","key":"2_CR52"},{"key":"2_CR53","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"523","DOI":"10.1007\/3-540-39799-X_41","volume-title":"Advances in Cryptology \u2014 CRYPTO 1985 Proceedings","author":"AF Webster","year":"1986","unstructured":"Webster, A.F., Tavares, S.E.: On the design of S-boxes. In: Williams, H.C. (ed.) CRYPTO 1985. LNCS, vol. 218, pp. 523\u2013534. Springer, Heidelberg (1986). https:\/\/doi.org\/10.1007\/3-540-39799-X_41"},{"unstructured":"Wolrich, G., Gopal, V., Yap, K., Feghali, W.: SMS4 acceleration processors, methods, systems, and instructions. US Patent 9,361,106, 7 June 2016. https:\/\/www.google.com\/patents\/US9361106","key":"2_CR54"},{"doi-asserted-by":"crossref","unstructured":"Xu, M., Thi, L., Phan, X., Choi, H.Y., Lee, I.: vCAT: dynamic cache management using CAT virtualization. In: 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE (2017)","key":"2_CR55","DOI":"10.1109\/RTAS.2017.15"},{"doi-asserted-by":"crossref","unstructured":"Xu, Y., Cui, W., Peinado, M.: Controlled-channel attacks: deterministic side channels for untrusted operating systems. In: 2015 IEEE Symposium on Security and Privacy (SP), pp. 640\u2013656. IEEE (2015)","key":"2_CR56","DOI":"10.1109\/SP.2015.45"},{"unstructured":"Yap, K., Wolrich, G., Satpathy, S., Gulley, S., Gopal, V., Mathew, S., Feghali, W.: SMS4 acceleration hardware. US Patent 9,503,256, 22 November 2016. https:\/\/www.google.com\/patents\/US9503256","key":"2_CR57"},{"unstructured":"Yarom, Y., Falkner, K.: FLUSH+RELOAD: a high resolution, low noise, L3 cache side-channel attack. In: USENIX Security (2014)","key":"2_CR58"},{"key":"2_CR59","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1007\/s13389-017-0152-y","volume":"7","author":"Y Yarom","year":"2017","unstructured":"Yarom, Y., Genkin, D., Heninger, N.: CacheBleed: a timing attack on OpenSSL constant-time RSA. J. Cryptogr. Eng. 7, 99\u2013112 (2017)","journal-title":"J. Cryptogr. Eng."},{"key":"2_CR60","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1007\/978-3-319-45719-2_6","volume-title":"Research in Attacks, Intrusions, and Defenses","author":"T Zhang","year":"2016","unstructured":"Zhang, T., Zhang, Y., Lee, R.B.: CloudRadar: a real-time side-channel attack detection system in clouds. In: Monrose, F., Dacier, M., Blanc, G., Garcia-Alfaro, J. (eds.) RAID 2016. LNCS, vol. 9854, pp. 118\u2013140. Springer, Cham (2016). https:\/\/doi.org\/10.1007\/978-3-319-45719-2_6"},{"doi-asserted-by":"crossref","unstructured":"Zhang, Y., Juels, A., Reiter, M.K., Ristenpart, T.: Cross-VM side channels and their use to extract private keys. In: Proceedings of the 2012 ACM Conference on Computer and Communications Security. ACM (2012)","key":"2_CR61","DOI":"10.1145\/2382196.2382230"},{"doi-asserted-by":"crossref","unstructured":"Zhou, Z., Reiter, M.K., Zhang, Y.: A software approach to defeating side channels in last-level caches. In: Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security. ACM (2016)","key":"2_CR62","DOI":"10.1145\/2976749.2978324"}],"container-title":["Lecture Notes in Computer Science","Topics in Cryptology \u2013 CT-RSA 2018"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-76953-0_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T03:37:43Z","timestamp":1570851463000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-76953-0_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319769523","9783319769530"],"references-count":62,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-76953-0_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}