{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T12:09:35Z","timestamp":1725970175469},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319776095"},{"type":"electronic","value":"9783319776101"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-77610-1_11","type":"book-chapter","created":{"date-parts":[[2018,3,7]],"date-time":"2018-03-07T02:32:50Z","timestamp":1520389970000},"page":"139-152","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["CaCAO: Complex and Compositional Atomic Operations for NoC-Based Manycore Platforms"],"prefix":"10.1007","author":[{"given":"Sven","family":"Rheindt","sequence":"first","affiliation":[]},{"given":"Andreas","family":"Schenk","sequence":"additional","affiliation":[]},{"given":"Akshay","family":"Srivatsa","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Wild","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Herkersdorf","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,3,8]]},"reference":[{"issue":"3","key":"11_CR1","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/2.121510","volume":"25","author":"D Lenoski","year":"1992","unstructured":"Lenoski, D., Laudon, J., Gharachorloo, K., Weber, W.D., Gupta, A., Hennessy, J., Horowitz, M., Lam, M.S.: The stanford dash multiprocessor. Computer 25(3), 63\u201379 (1992)","journal-title":"Computer"},{"key":"11_CR2","unstructured":"Mellanox: Ug130-archoverview-tile-gx. \nhttp:\/\/www.mellanox.com\/repository\/solutions\/tile-scm\/docs\/UG130-ArchOverview-TILE-Gx.pdf"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Michael, M.M., Scott, M.L.: Implementation of atomic primitives on distributed shared memory multiprocessors. In: 1995 Proceedings of First IEEE Symposium on High-Performance Computer Architecture, pp. 222\u2013231. IEEE (1995)","DOI":"10.1109\/HPCA.1995.386540"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Tsigas, P., Zhang, Y.: Integrating non-blocking synchronisation in parallel applications: performance advantages and methodologies. In: Proceedings of the 3rd International Workshop on Software and Performance, pp. 55\u201367. ACM (2002)","DOI":"10.1145\/584369.584378"},{"issue":"1","key":"11_CR5","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1145\/114005.102808","volume":"13","author":"M Herlihy","year":"1991","unstructured":"Herlihy, M.: Wait-free synchronization. ACM Trans. Program. Lang. Syst. (TOPLAS) 13(1), 124\u2013149 (1991)","journal-title":"ACM Trans. Program. Lang. Syst. (TOPLAS)"},{"issue":"5","key":"11_CR6","doi-asserted-by":"crossref","first-page":"745","DOI":"10.1145\/161468.161469","volume":"15","author":"M Herlihy","year":"1993","unstructured":"Herlihy, M.: A methodology for implementing highly concurrent data objects. ACM Trans. Program. Lang. Syst. (TOPLAS) 15(5), 745\u2013770 (1993)","journal-title":"ACM Trans. Program. Lang. Syst. (TOPLAS)"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Wei, Z., Liu, P., Sun, R., Ying, R.: High-efficient queue-based spin locks for Network-on-Chip processors. In: 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pp. 260\u2013263. IEEE (2014)","DOI":"10.1109\/APCCAS.2014.7032769"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Wei, Z., Liu, P., Zeng, Z., Xu, J., Ying, R.: Instruction-based high-efficient synchronization in a many-core Network-on-Chip processor. In: 2014 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 2193\u20132196. IEEE (2014)","DOI":"10.1109\/ISCAS.2014.6865604"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Chen, X., Lu, Z., Jantsch, A., Chen, S.: Handling shared variable synchronization in multi-core Network-on-Chips with distributed memory. In: 2010 IEEE International on SOC Conference (SOCC), pp. 467\u2013472. IEEE (2010)","DOI":"10.1109\/SOCC.2010.5784680"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Schweizer, H., Besta, M., Hoefler, T.: Evaluating the cost of atomic operations on modern architectures. In: 2015 International Conference on Parallel Architecture and Compilation (PACT), pp. 445\u2013456. IEEE (2015)","DOI":"10.1109\/PACT.2015.24"},{"key":"11_CR11","unstructured":"Mellanox: Ug101-user-architecture-reference.pdf. \nhttp:\/\/www.mellanox.com\/repository\/solutions\/tile-scm\/docs\/UG101-User-Architecture-Reference.pdf"},{"issue":"1","key":"11_CR12","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1145\/103727.103729","volume":"9","author":"JM Mellor-Crummey","year":"1991","unstructured":"Mellor-Crummey, J.M., Scott, M.L.: Algorithms for scalable synchronization on shared-memory multiprocessors. ACM Trans. Comput. Syst. (TOCS) 9(1), 21\u201365 (1991)","journal-title":"ACM Trans. Comput. Syst. (TOCS)"},{"key":"11_CR13","volume-title":"The Art of Multiprocessor Programming","author":"M Herlihy","year":"2011","unstructured":"Herlihy, M., Shavit, N.: The Art of Multiprocessor Programming. Morgan Kaufmann, Burlington (2011)"},{"issue":"1","key":"11_CR14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1006\/jpdc.1998.1446","volume":"51","author":"MM Michael","year":"1998","unstructured":"Michael, M.M., Scott, M.L.: Nonblocking algorithms and preemption-safe locking on multiprogrammed shared memory multiprocessors. J. Parallel Distrib. Comput. 51(1), 1\u201326 (1998)","journal-title":"J. Parallel Distrib. Comput."},{"key":"11_CR15","doi-asserted-by":"crossref","unstructured":"Tian, G., Hammami, O.: Performance measurements of synchronization mechanisms on 16PE NoC based multi-core with dedicated synchronization and data NoC. In: 16th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2009, pp. 988\u2013991. IEEE (2009)","DOI":"10.1109\/ICECS.2009.5410840"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2018"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-77610-1_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,7]],"date-time":"2018-03-07T02:38:29Z","timestamp":1520390309000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-77610-1_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319776095","9783319776101"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-77610-1_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}