{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T12:44:11Z","timestamp":1747140251849},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319776095"},{"type":"electronic","value":"9783319776101"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-77610-1_12","type":"book-chapter","created":{"date-parts":[[2018,3,7]],"date-time":"2018-03-07T02:32:50Z","timestamp":1520389970000},"page":"155-167","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Redundant Execution on Heterogeneous Multi-cores Utilizing Transactional Memory"],"prefix":"10.1007","author":[{"given":"Rico","family":"Amslinger","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Weis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Piatka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Haas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Theo","family":"Ungerer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,3,8]]},"reference":[{"unstructured":"ARM Ltd.: Cortex-R5 and Cortex-R5F - Technical Reference Manual (2011). http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0460c\/DDI0460C_cortexr5_trm.pdf . Revision r1p1","key":"12_CR1"},{"unstructured":"ARM Ltd.: big.LITTLE Technology: The Future of Mobile (2013). https:\/\/www.arm.com\/files\/pdf\/big_LITTLE_Technology_the_Futue_of_Mobile.pdf","key":"12_CR2"},{"doi-asserted-by":"crossref","unstructured":"Austin, T.M., Sohi, G.S.: Zero-cycle loads: microarchitecture support for reducing load latency. In: Proceedings of the 28th Annual International Symposium on Microarchitecture, pp. 82\u201392 (1995)","key":"12_CR3","DOI":"10.1109\/MICRO.1995.476815"},{"doi-asserted-by":"crossref","unstructured":"Baer, J.L., Chen, T.F.: An effective on-chip preloading scheme to reduce data access penalty. In: Proceedings of the 1991 ACM\/IEEE Conference on Supercomputing, Supercomputing 1991, pp. 176\u2013186. ACM (1991)","key":"12_CR4","DOI":"10.1145\/125826.125932"},{"doi-asserted-by":"crossref","unstructured":"Bernick, D., Bruckert, B., Vigna, P., Garcia, D., Jardine, R., Klecka, J., Smullen, J.: NonStop\u00ae advanced architecture. In: International Conference on Dependable Systems and Networks (DSN), pp. 12\u201321 (2005)","key":"12_CR5","DOI":"10.1109\/DSN.2005.70"},{"issue":"2","key":"12_CR6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"doi-asserted-by":"crossref","unstructured":"Butko, A., Bruguier, F., Gamati\u00e9, A., Sassatelli, G., Novo, D., Torres, L., Robert, M.: Full-system simulation of big.LITTLE multicore architecture for performance and energy exploration. In: IEEE 10th International Symposium on Embedded Multicore\/Many-Core Systems-on-Chip (MCSoC), pp. 201\u2013208. IEEE (2016)","key":"12_CR7","DOI":"10.1109\/MCSoC.2016.20"},{"unstructured":"Freescale Semiconductor: Safety Manual for Qorivva MPC5643L (2013). https:\/\/www.nxp.com\/docs\/en\/user-guide\/MPC5643LSM.pdf","key":"12_CR8"},{"doi-asserted-by":"crossref","unstructured":"Haas, F., Weis, S., Metzlaff, S., Ungerer, T.: Exploiting Intel TSX for fault-tolerant execution in safety-critical systems. In: IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 197\u2013202 (2014)","key":"12_CR9","DOI":"10.1109\/DFT.2014.6962083"},{"key":"12_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1007\/978-3-319-54999-6_2","volume-title":"Architecture of Computing Systems - ARCS 2017","author":"F Haas","year":"2017","unstructured":"Haas, F., Weis, S., Ungerer, T., Pokam, G., Wu, Y.: Fault-tolerant execution on COTS multi-core processors with hardware transactional memory support. In: Knoop, J., Karl, W., Schulz, M., Inoue, K., Pionteck, T. (eds.) ARCS 2017. LNCS, vol. 10172, pp. 16\u201330. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-54999-6_2"},{"issue":"2","key":"12_CR11","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MM.2014.10","volume":"34","author":"P Hammarlund","year":"2014","unstructured":"Hammarlund, P., Martinez, A.J., Bajwa, A.A., Hill, D.L., Hallnor, E., Jiang, H., Dixon, M., Derr, M., Hunsaker, M., Kumar, R., et al.: Haswell: the fourth-generation Intel core processor. IEEE Micro 34(2), 6\u201320 (2014)","journal-title":"IEEE Micro"},{"unstructured":"Infineon Technologies AG: Highly integrated and performance optimized 32-bit microcontrollers for automotive and industrial applications (2017). https:\/\/www.infineon.com\/dgdl\/Infineon-TriCore-Family_2017-BC-v02_00-EN.pdf?fileId=5546d4625d5945ed015dc81f47b436c7","key":"12_CR12"},{"doi-asserted-by":"crossref","unstructured":"Klauser, A., Austin, T., Grunwald, D., Calder, B.: Dynamic hammock predication for non-predicated instruction set architectures. In: International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 278\u2013285 (1998)","key":"12_CR13","DOI":"10.1109\/PACT.1998.727261"},{"doi-asserted-by":"crossref","unstructured":"LaFrieda, C., Ipek, E., Martinez, J., Manohar, R.: Utilizing dynamically coupled cores to form a resilient chip multiprocessor. In: 37th International Conference on Dependable Systems and Networks (DSN), pp. 317\u2013326 (2007)","key":"12_CR14","DOI":"10.1109\/DSN.2007.100"},{"doi-asserted-by":"crossref","unstructured":"Reinhardt, S.K., Mukherjee, S.S.: Transient fault detection via simultaneous multithreading. In: 27th Annual International Symposium on Computer Architecture (ISCA), pp. 25\u201336. ACM (2000)","key":"12_CR15","DOI":"10.1145\/339647.339652"},{"doi-asserted-by":"crossref","unstructured":"Rotenberg, E.: AR-SMT: a microarchitectural approach to fault tolerance in microprocessors. In: 29th International Symposium on Fault-Tolerant Computing (FTCS), pp. 84\u201391 (1999)","key":"12_CR16","DOI":"10.1109\/FTCS.1999.781037"},{"doi-asserted-by":"crossref","unstructured":"S\u00e1nchez, D., Arag\u00f3n, J., Garc\u0131a, J.: A log-based redundant architecture for reliable parallel computation. In: International Conference on High Performance Computing (HiPC) (2010)","key":"12_CR17","DOI":"10.1109\/HIPC.2010.5713183"},{"issue":"11","key":"12_CR18","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1145\/356989.357013","volume":"35","author":"K Sundaramoorthy","year":"2000","unstructured":"Sundaramoorthy, K., Purser, Z., Rotenberg, E.: Slipstream processors: improving both performance and fault tolerance. ACM SIGPLAN Not. 35(11), 257\u2013268 (2000)","journal-title":"ACM SIGPLAN Not."},{"doi-asserted-by":"crossref","unstructured":"Yalcin, G., Unsal, O., Cristal, A.: FaulTM: error detection and recovery using hardware transactional memory. In: Conference on Design, Automation and Test in Europe (DATE), pp. 220\u2013225 (2013)","key":"12_CR19","DOI":"10.7873\/DATE.2013.058"},{"doi-asserted-by":"crossref","unstructured":"Yen, L., Bobba, J., Marty, M.R., Moore, K.E., Volos, H., Hill, M.D., Swift, M.M., Wood, D.A.: LogTM-SE: decoupling hardware transactional memory from caches. In: IEEE 13th International Symposium on High Performance Computer Architecture (HPCA), pp. 261\u2013272 (2007)","key":"12_CR20","DOI":"10.1109\/HPCA.2007.346204"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2018"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-77610-1_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T05:39:28Z","timestamp":1570858768000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-77610-1_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319776095","9783319776101"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-77610-1_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}