{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T04:06:56Z","timestamp":1751515616192,"version":"3.41.0"},"publisher-location":"Cham","reference-count":24,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319776095"},{"type":"electronic","value":"9783319776101"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-77610-1_16","type":"book-chapter","created":{"date-parts":[[2018,3,7]],"date-time":"2018-03-07T07:32:50Z","timestamp":1520407970000},"page":"211-224","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Tightly Coupled Heterogeneous Core with Highly Efficient Low-Power Mode"],"prefix":"10.1007","author":[{"given":"Yasumasa","family":"Chidai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kojiro","family":"Izuoka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryota","family":"Shioya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Goshima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideki","family":"Ando","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,3,8]]},"reference":[{"key":"16_CR1","doi-asserted-by":"crossref","unstructured":"Kumar, R., Farkas, K.I., Jouppi, N.P., Ranganathan, P., Tullsen, D.M.: Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction. In: Proceedings of the 36th Annual International Symposium on Microarchitecture (MICRO), pp. 81\u201392, December 2003","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"16_CR2","doi-asserted-by":"crossref","unstructured":"Becchi, M., Crowley, P.: Dynamic thread assignment on heterogeneous multiprocessor architectures. In: Proceedings of the 3rd Conference on Computing Frontiers, pp. 29\u201340, May 2006","DOI":"10.1145\/1128022.1128029"},{"key":"16_CR3","doi-asserted-by":"crossref","unstructured":"Rangan, K.K., Wei, G.Y., Brooks, D.: Thread motion: fine-grained power management for multi-core systems. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, pp. 302\u2013313, June 2009","DOI":"10.1145\/1555754.1555793"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Joao, J.A., Suleman, M.A., Mutlu, O., Patt, Y.N.: Bottleneck identification and scheduling in multithreaded applications. In: Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 223\u2013234, April 2012","DOI":"10.1145\/2150976.2151001"},{"key":"16_CR5","unstructured":"Greenhalgh, P.: Big.LITTLE Processing with ARM Cortex-A15 and Cortex-A7. Whitepaper, September 2011"},{"key":"16_CR6","doi-asserted-by":"crossref","unstructured":"Lukefahr, A., Padmanabha, S., Das, R., Sleiman, F.M., Dreslinski, R., Wenisch, T.F., Mahlke, S.: Composite cores: pushing heterogeneity into a core. In: Proceedings of the 45th Annual International Symposium on Microarchitecture, pp. 317\u2013328, December 2012","DOI":"10.1109\/MICRO.2012.37"},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"Padmanabha, S., Lukefahr, A., Das, R., Mahlke, S.: Trace based phase prediction for tightly-coupled heterogeneous cores. In: Proceedings of the 46th Annual International Symposium on Microarchitecture, pp. 445\u2013456, December 2009","DOI":"10.1145\/2540708.2540746"},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"Shioya, R., Goshima, M., Ando, H.: A front-end execution architecture for high energy efficiency. In: Proceedings of the 47th Annual International Symposium on Microarchitecture, pp. 419\u2013431, December 2014","DOI":"10.1109\/MICRO.2014.35"},{"key":"16_CR9","doi-asserted-by":"crossref","unstructured":"Fallin, C., Wilkerson, C., Mutlu, O.: The heterogeneous block architecture. In: Proceedings of the International Conference on Computer Design (ICCD), pp. 386\u2013393, October 2014","DOI":"10.1109\/ICCD.2014.6974710"},{"key":"16_CR10","doi-asserted-by":"crossref","unstructured":"Padmanabha, S., Lukefahr, A., Das, R., Mahlke, S.: DynaMOS: dynamic schedule migration for heterogeneous cores. In: Proceedings of the 48th International Symposium on Microarchitecture, December 2015","DOI":"10.1145\/2830772.2830791"},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"Khubaib, Suleman, M.A., Hashemi, M., Wilkerson, C., Patt, Y.N.: MorphCore: an energy-efficient microarchitecture for high performance ILP and high throughput TLP. In: Proceedings of the 45th Annual International Symposium on Microarchitecture, pp. 305\u2013316, December 2012","DOI":"10.1109\/MICRO.2012.36"},{"key":"16_CR12","doi-asserted-by":"crossref","unstructured":"Perais, A., Seznec, A.: EOLE: paving the way for an effective implementation of value prediction. In: Proceeding of the 41st Annual International Symposium on Computer Architecture, pp. 481\u2013492, June 2014","DOI":"10.1145\/2678373.2665742"},{"key":"16_CR13","unstructured":"ARM: ARM Unveils its Most Energy Efficient Application Processor Ever; Redefines Traditional Power And Performance Relationship With big.LITTLE Processing (2011)"},{"key":"16_CR14","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"NHE Weste","year":"2011","unstructured":"Weste, N.H.E., Harris, D.M.: CMOS VLSI Design: A Circuits and Systems Perspective, 4th edn. Pearson\/Addison-Wesley, Boston (2011)","edition":"4"},{"key":"16_CR15","doi-asserted-by":"crossref","unstructured":"Golden, M., Arekapudi, S., Vinh, J.: 40-Entry unified out-of-order scheduler and integer execution unit for the AMD Bulldozer x86-64 core. In: Proceedings of the International Solid-State Circuits Conference (ISSCC), pp. 80\u201382, February 2011","DOI":"10.1109\/ISSCC.2011.5746228"},{"issue":"2","key":"16_CR16","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N.: The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"16_CR17","doi-asserted-by":"crossref","unstructured":"Li, S., Ahn, J.H., Strong, R.D., Brockman, J.B., Tullsen, D.M., Jouppi, N.P.: McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: Proceedings of the 42nd Annual International Symposium on Microarchitecture, pp. 469\u2013480, December 2009","DOI":"10.1145\/1669112.1669172"},{"key":"16_CR18","unstructured":"The Standard Performance Evaluation Corporation: SPEC CPU 2006 Suite. http:\/\/www.spec.org\/cpu2006\/"},{"key":"16_CR19","unstructured":"Bolaria, J.: Cortex-A57 Extends ARM\u2019s Reach. Microprocessor Report 11\/5\/12-1, November 2012"},{"key":"16_CR20","unstructured":"Krewell, K.: Cortex-A53 Is ARM\u2019s Next Little Thing. Microprocessor Report 11\/5\/12-2, November 2012"},{"key":"16_CR21","doi-asserted-by":"crossref","unstructured":"Gillespie, K., et al.: Steamroller: an x86-64 core implemented in 28nm bulk CMOS. In: International Solid-State Circuits Conference (ISSCC). Presentation Slides (2014)","DOI":"10.1109\/ISSCC.2014.6757357"},{"key":"16_CR22","unstructured":"NVIDIA: NVIDIA Tegra 4 Family CPU Architecture. Whitepaper (2013)"},{"key":"16_CR23","doi-asserted-by":"crossref","unstructured":"Auth, C., et al.: A 22\u00a0nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In: Symposium on VLSI Technology (VLSIT), pp. 131\u2013132 (2012)","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"16_CR24","doi-asserted-by":"crossref","unstructured":"Lukefahr, A., Padmanabha, S., Das, R., Dreslinski Jr., R., Wenisch, T.F., Mahlke, S.: Heterogeneous microarchitectures trump voltage scaling for low-power cores. In: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 237\u2013250, July 2014","DOI":"10.1145\/2628071.2628078"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2018"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-77610-1_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T12:54:35Z","timestamp":1751460875000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-77610-1_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319776095","9783319776101"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-77610-1_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}