{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T12:09:41Z","timestamp":1725970181115},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319776095"},{"type":"electronic","value":"9783319776101"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-77610-1_17","type":"book-chapter","created":{"date-parts":[[2018,3,7]],"date-time":"2018-03-07T07:32:50Z","timestamp":1520407970000},"page":"225-238","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Performance-Energy Trade-off in CMPs with Per-Core DVFS"],"prefix":"10.1007","author":[{"given":"Solomon","family":"Abera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Balakrishnan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anshul","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,3,8]]},"reference":[{"key":"17_CR1","unstructured":"Weiser, M., et al.: Scheduling for reduced CPU energy. USENIX (1994)"},{"key":"17_CR2","first-page":"686","volume":"4","author":"D Zhu","year":"2003","unstructured":"Zhu, D., Melhem, R., Childers, B.: Scheduling with dynamic voltage\/speed adjustment using slack reclamation in multiprocessor real-time systems. IEEE TPDS 4, 686\u2013700 (2003)","journal-title":"IEEE TPDS"},{"key":"17_CR3","doi-asserted-by":"crossref","unstructured":"Cong, J., Gururaj, K.: Energy efficient multiprocessor task scheduling under input-dependent variation. In: DATE 2009, Dresden, Germany (2010)","DOI":"10.1109\/DATE.2009.5090698"},{"key":"17_CR4","doi-asserted-by":"crossref","unstructured":"Yao, F., et al.: A scheduling model for reduced CPU energy. In: FOCS 1995 (1995)","DOI":"10.1109\/SFCS.1995.492493"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Ishihara, T., Yasuura, H.: Voltage scheduling problem for dynamically variable voltage processors. In: ISLPED 1998 (1998)","DOI":"10.1145\/280756.280894"},{"key":"17_CR6","doi-asserted-by":"crossref","unstructured":"Kim, S.I., Kim, H.T., Kang, G.S., Kim, J.-K.: Using DVFS and task scheduling algorithms for a hard real-time heterogeneous multicore processor environment. In: EEHPDC 2013 (2013)","DOI":"10.1145\/2480347.2480350"},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"Zhuravlev, S., Blagodurov, S., Fedorova, A.: Addressing shared resource contention in multicore processors via scheduling. In: ASPLOS 2010 (2010)","DOI":"10.1145\/1736020.1736036"},{"key":"17_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"164","DOI":"10.1007\/978-3-319-54999-6_13","volume-title":"Architecture of Computing Systems - ARCS 2017","author":"S Abera","year":"2017","unstructured":"Abera, S., Balakrishnan, M., Kumar, A.: PLSS: a scheduler for multi-core embedded systems. In: Knoop, J., Karl, W., Schulz, M., Inoue, K., Pionteck, T. (eds.) ARCS 2017. LNCS, vol. 10172, pp. 164\u2013176. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-54999-6_13"},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"Merkel, A., Stoess, J., Bellosa, F.: Resource-conscious scheduling for energy efficiency on multicore processors. In: EuroSys 2010 (2010)","DOI":"10.1145\/1755913.1755930"},{"key":"17_CR10","doi-asserted-by":"crossref","unstructured":"Dhiman, G., Rosing, T.S.: Dynamic voltage frequency scaling for multi-tasking systems using online learning. In: ISLPED 2007 (2007)","DOI":"10.1145\/1283780.1283825"},{"issue":"4","key":"17_CR11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2529992","volume":"13","author":"UA Khan","year":"2014","unstructured":"Khan, U.A., Rinner, B.: Online learning of timeout policies for dynamic power management. ACM-TECS 13(4), 1\u201325 (2014)","journal-title":"ACM-TECS"},{"key":"17_CR12","doi-asserted-by":"crossref","unstructured":"Otoom, M., et al.: Scalable and dynamic global power management for multicore chips. In: ACM 2015 (2015)","DOI":"10.1145\/2701310.2701312"},{"key":"17_CR13","doi-asserted-by":"crossref","first-page":"1043","DOI":"10.1109\/TCAD.2014.2305838","volume":"33","author":"R Ye","year":"2014","unstructured":"Ye, R., Xu, Q.: Learning-based power management for multicore processors via idle period manipulation. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 33, 1043\u20131055 (2014)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"17_CR14","doi-asserted-by":"crossref","unstructured":"Islam, F., Lin, M.: A framework for learning based DVFS technique selection and frequency scaling for multi-core real-time systems. In: HPCC 2015 (2015)","DOI":"10.1109\/HPCC-CSS-ICESS.2015.313"},{"key":"17_CR15","doi-asserted-by":"crossref","unstructured":"Shen, H., Qiu, Q.: Contention aware frequency scaling on CMPs with guaranteed quality of service. In: DATE 2014 (2014)","DOI":"10.7873\/DATE.2014.291"},{"key":"17_CR16","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1145\/1656274.1656278","volume":"11","author":"M Hall","year":"2009","unstructured":"Hall, M., Frank, E., Holmes, G., Pfahringer, B., Reutemann, P., Witten, I.H.: The weka data mining software: an update. SIGKDD Explor. 11, 10\u201318 (2009)","journal-title":"SIGKDD Explor."},{"issue":"1","key":"17_CR17","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1023\/A:1010933404324","volume":"45","author":"L Breiman","year":"2001","unstructured":"Breiman, L.: Random forest. Mach. Learn. 45(1), 5\u201332 (2001)","journal-title":"Mach. Learn."},{"key":"17_CR18","doi-asserted-by":"crossref","unstructured":"Li, S., et al.: McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: MICRO 2009 (2009)","DOI":"10.1145\/1669112.1669172"},{"key":"17_CR19","unstructured":"Sniper Multicore Simulator. http:\/\/snipersim.org"},{"key":"17_CR20","unstructured":"Calder, B., et al.: SimPoint: picking representative samples to guide simulation (Chap. 7). In: Performance Evaluation and Benchmarking (2005)"},{"key":"17_CR21","unstructured":"Jaleel, A.: Memory characterization of workloads using instrumentation-driven simulation. Technical report, VSSAD (2007)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2018"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-77610-1_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T09:39:36Z","timestamp":1570873176000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-77610-1_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319776095","9783319776101"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-77610-1_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}