{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T04:06:56Z","timestamp":1751515616223,"version":"3.41.0"},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319776095"},{"type":"electronic","value":"9783319776101"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-77610-1_18","type":"book-chapter","created":{"date-parts":[[2018,3,7]],"date-time":"2018-03-07T07:32:50Z","timestamp":1520407970000},"page":"239-251","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Towards Fine-Grained DVFS in Embedded Multi-core CPUs"],"prefix":"10.1007","author":[{"given":"Giuseppe","family":"Massari","sequence":"first","affiliation":[]},{"given":"Federico","family":"Terraneo","sequence":"additional","affiliation":[]},{"given":"Michele","family":"Zanella","sequence":"additional","affiliation":[]},{"given":"Davide","family":"Zoni","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,3,8]]},"reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"Taylor, M.: A landscape of the new dark silicon design regime. In: IEEE Micro, pp. 8\u201319, September 2013","DOI":"10.1109\/E3S.2013.6705860"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Nikov, K., Nunez-Yanez, J.L., Horsnell, M.: Evaluation of hybrid run-time power models for the ARM Big.LITTLE architecture. In: IEEE International Conference on Embedded and Ubiquitous Computing (EUC), October 2015","DOI":"10.1109\/EUC.2015.32"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Garcia, R.C., Chung, J.M., Jo, S.W., Ha, T., Kyong, T.: Response time performance estimation in smartphones applying dynamic voltage & frequency scaling and completely fair scheduler. In: IEEE International Symposium on Consumer Electronics (ISCE), pp. 1\u20132, June 2014","DOI":"10.1109\/ISCE.2014.6884484"},{"key":"18_CR4","doi-asserted-by":"crossref","unstructured":"Kwak, J., Choi, O., Chong, S., Mohapatra, P.: Dynamic speed scaling for energy minimization in delay-tolerant smartphone applications. In: IEEE Conference on Computer Communications (INFOCOM), pp. 2292\u20132300, April 2014","DOI":"10.1109\/INFOCOM.2014.6848173"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Park, J.G., Hsieh, C.Y., Dutt, N., Lim, S.S.: Quality-aware mobile graphics workload characterization for energy-efficient DVFS design. In: IEEE Symposium on Embedded Systems for Real-time Multimedia (ESTIMedia), October 2014","DOI":"10.1109\/ESTIMedia.2014.6962347"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Srinivasan, S., Kurella, N., Koren, I., Kundu, S.: Dynamic reconfiguration vs. DVFS: a comparative study on power efficiency of processors. In: International Conference on VLSI Design and International Conference on Embedded Systems (VLSID), pp. 563\u2013564, January 2016","DOI":"10.1109\/VLSID.2016.93"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Egilmez, B., Memik, G., Ogrenci-Memik, S., Ergin, O.: User-specific skin temperature-aware DVFS for smartphones. In: Design, Automation Test in Europe Conference Exhibition (DATE), pp. 1217\u20131220, March 2015","DOI":"10.7873\/DATE.2015.0148"},{"key":"18_CR8","doi-asserted-by":"crossref","first-page":"535","DOI":"10.1109\/TCST.2017.2675841","volume":"26","author":"A Leva","year":"2017","unstructured":"Leva, A., Terraneo, F., Giacomello, I., Fornaciari, W.: Event-based power\/performance-aware thermal management for high-density microprocessors. IEEE Trans. Control Syst. Technol. 26, 535\u2013550 (2017)","journal-title":"IEEE Trans. Control Syst. Technol."},{"key":"18_CR9","doi-asserted-by":"crossref","first-page":"1:1","DOI":"10.1145\/1952998.1952999","volume":"8","author":"S Eyerman","year":"2011","unstructured":"Eyerman, S., Eeckhout, L.: Fine-grained DVFS Using on-chip regulators. ACM Trans. Archit. Code Optim. 8, 1:1\u20131:24 (2011)","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Juan, D.C., Garg, S., Park, J., Marculescu, D.: Learning the optimal operating point for many-core systems with extended range voltage\/frequency scaling. In: International Conference on Hardware\/Software Codesign and System Synthesis (CODES + ISSS), pp. 1\u201310. IEEE (2013)","DOI":"10.1109\/CODES-ISSS.2013.6658995"},{"key":"18_CR11","doi-asserted-by":"crossref","unstructured":"Pan, J., Yoshihara, T.: A fast lock phase-locked loop using a continuous-time phase frequency detector. In: IEEE Conference on Electron Devices and Solid-State Circuits, pp. 393\u2013396, December 2007","DOI":"10.1109\/EDSSC.2007.4450145"},{"key":"18_CR12","doi-asserted-by":"crossref","unstructured":"Abadian, A., Lotfizad, M., Majd, N.E., Ghoushchi, M.B.G., Mirzaie, H.: A new low-power and low-complexity all digital PLL (ADPLL) in 180\u00a0nm and 32\u00a0nm. In: IEEE International Conference on Electronics, Circuits and Systems (2010)","DOI":"10.1109\/ICECS.2010.5724514"},{"key":"18_CR13","doi-asserted-by":"crossref","unstructured":"Kim, W., Gupta, M.S., Wei, G.Y., Brooks, D.: System level analysis of fast, per-core DVFS using on-chip switching regulators. In: IEEE International Symposium on High Performance Computer Architecture, pp. 123\u2013134, February 2008","DOI":"10.1109\/HPCA.2008.4658633"},{"key":"18_CR14","doi-asserted-by":"crossref","unstructured":"Altieri, M., Lombardi, W., Puschini, D., Lesecq, S.: Coupled voltage and frequency control for DVFS management. In: International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), September 2013","DOI":"10.1109\/PATMOS.2013.6662175"},{"key":"18_CR15","doi-asserted-by":"crossref","first-page":"695","DOI":"10.1109\/TCAD.2012.2235126","volume":"32","author":"S Park","year":"2013","unstructured":"Park, S., Park, J., Shin, D., Wang, Y., Xie, Q.: Accurate modeling of the delay and energy overhead of dynamic voltage and frequency scaling in modern microprocessors. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 32, 695\u2013708 (2013)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst."},{"key":"18_CR16","doi-asserted-by":"crossref","unstructured":"Terraneo, F., Zoni, D., Fornaciari, W.: A cycle accurate simulation framework for asynchronous NoC design. In: International Symposium on System-on-Chip, SoC 2013 (2013)","DOI":"10.1109\/ISSoC.2013.6675263"},{"key":"18_CR17","doi-asserted-by":"crossref","unstructured":"Begum, R., Werner, D., Hempstead, M., Prasad, G., Challen, G.: Energy-performance trade-offs on energy-constrained devices with multi-component DVFS. In: IEEE International Symposium on Workload Characterization (IISWC) (2015)","DOI":"10.1109\/IISWC.2015.10"},{"key":"18_CR18","doi-asserted-by":"crossref","unstructured":"Tan, L., Chen, Z., Zong, Z., Li, D., Ge, R.: A2E: Adaptively aggressive energy efficient DVFS scheduling for data intensive applications. In: IEEE International Performance Computing and Communications Conference (IPCCC) (2013)","DOI":"10.1109\/PCCC.2013.6742766"},{"key":"18_CR19","doi-asserted-by":"crossref","unstructured":"Ge, R., Feng, X., Feng, W.C., Cameron, K.W.: CPU MISER: a performance-directed, run-time system for power-aware clusters. In: International Conference on Parallel Processing (ICPP), p. 18, September 2007","DOI":"10.1109\/ICPP.2007.29"},{"key":"18_CR20","unstructured":"https:\/\/www.kernel.org\/doc\/html\/v4.13\/admin-guide\/pm\/intel_pstate.html"},{"key":"18_CR21","doi-asserted-by":"crossref","unstructured":"Leva, A., Terraneo, F., Fornaciari, W.: Event-based control as an enabler for high power density processors. In: International Conference on Event-based Control, Communication, and Signal Processing (EBCCSP), June 2016","DOI":"10.1109\/EBCCSP.2016.7605253"},{"key":"18_CR22","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1109\/LCA.2014.2385713","volume":"14","author":"D Rodopoulos","year":"2015","unstructured":"Rodopoulos, D., Catthoor, F., Soudris, D.: Tackling performance variability due to RAS mechanisms with PID-controlled DVFS. IEEE Comput. Architect. Lett. 14, 156\u2013159 (2015)","journal-title":"IEEE Comput. Architect. Lett."},{"key":"18_CR23","doi-asserted-by":"crossref","unstructured":"Liu, Y., Yang, H., Dick, R.P., Wang, H., Shang, L.: Thermal vs energy optimization for DVFS-enabled processors in embedded systems. In: International Symposium on Quality Electronic Design (ISQED), pp. 204\u2013209 (2007)","DOI":"10.1109\/ISQED.2007.158"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2018"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-77610-1_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T12:54:14Z","timestamp":1751460854000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-77610-1_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319776095","9783319776101"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-77610-1_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}