{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T12:09:48Z","timestamp":1725970188521},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319776095"},{"type":"electronic","value":"9783319776101"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-77610-1_21","type":"book-chapter","created":{"date-parts":[[2018,3,7]],"date-time":"2018-03-07T07:32:50Z","timestamp":1520407970000},"page":"283-293","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Hardware Acceleration in Genode OS Using Dynamic Partial Reconfiguration"],"prefix":"10.1007","author":[{"given":"Alexander","family":"D\u00f6rflinger","sequence":"first","affiliation":[]},{"given":"Mark","family":"Albers","sequence":"additional","affiliation":[]},{"given":"Bj\u00f6rn","family":"Fiethe","sequence":"additional","affiliation":[]},{"given":"Harald","family":"Michalik","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,3,8]]},"reference":[{"key":"21_CR1","doi-asserted-by":"crossref","unstructured":"Lomuscio, A., Cardarilli, G.C., Nannarelli, A., Re, M.: A hardware framework for on-chip FPGA acceleration. In: 2016 International Symposium on Integrated Circuits (ISIC), pp. 1\u20134, December 2016","DOI":"10.1109\/ISICIR.2016.7829683"},{"key":"21_CR2","unstructured":"Genode Labs: Genode OS framework. \nhttp:\/\/genode.org\/\n\n. Accessed 12 October 2017"},{"key":"21_CR3","unstructured":"TUBS.digital: Controlling concurrent change. \nhttp:\/\/ccc-project.org\/\n\n. Accessed 26 October 2017"},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"Vipin, K., Fahmy, S.A.: A high speed open source controller for FPGA partial reconfiguration. In: 2012 International Conference on Field-Programmable Technology, pp. 61\u201366, December 2012","DOI":"10.1109\/FPT.2012.6412113"},{"issue":"4","key":"21_CR5","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/2724942.2724947","volume":"11","author":"T Xia","year":"2015","unstructured":"Xia, T., Pr\u00e9votet, J.C., Nouvel, F.: Microkernel dedicated for dynamic partial reconfiguration on ARM-FPGA platform. ACM SIGBED Rev. 11(4), 31\u201336 (2015)","journal-title":"ACM SIGBED Rev."},{"key":"21_CR6","doi-asserted-by":"crossref","unstructured":"Xia, T., Pr\u00e9votet, J.C., Nouvel, F.: Mini-nova: a lightweight ARM-based virtualization microkernel supporting dynamic partial reconfiguration. In: 2015 IEEE International Parallel and Distributed Processing Symposium Workshops, pp. 71\u201380, May 2015","DOI":"10.1109\/IPDPSW.2015.72"},{"key":"21_CR7","first-page":"181","volume":"49","author":"C Claus","year":"2007","unstructured":"Claus, C., Stechele, W., Herkersdorf, A.: Autovision - a run-time reconfigurable MPSoC architecture for future driver assistance systems. IT Inf. Technol. 49, 181\u2013187 (2007)","journal-title":"IT Inf. Technol."},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Claus, C., Zhang, B., Stechele, W., Braun, L., Hubner, M., Becker, J.: A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput. In: 2008 International Conference on Field Programmable Logic and Applications, pp. 535\u2013538, September 2008","DOI":"10.1109\/FPL.2008.4630002"},{"key":"21_CR9","doi-asserted-by":"crossref","unstructured":"H\u00fcbner, M., G\u00f6hringer, D., Noguera, J., Becker, J.: Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs. In: IEEE International Symposium on Parallel Distributed Processing, Workshops and Ph.D. Forum (IPDPSW), pp. 1\u20138, April 2010","DOI":"10.1109\/IPDPSW.2010.5470736"},{"key":"21_CR10","doi-asserted-by":"crossref","unstructured":"Kadi, M.A., Rudolph, P., G\u00f6hringer, D., H\u00fcbner, M.: Dynamic and partial reconfiguration of Zynq 7000 under Linux. In: International Conference on Reconfigurable Computing and FPGAs (ReConFig), pp. 1\u20135, December 2013","DOI":"10.1109\/ReConFig.2013.6732279"},{"key":"21_CR11","doi-asserted-by":"crossref","unstructured":"D\u00f6rflinger, A., Fiethe, B., Michalik, H., Fekete, S.P., Keldenich, P., Scheffer, C.: Resource-efficient dynamic partial reconfiguration on FPGAs for space instruments. In: 2017 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS), pp. 24\u201331, July 2017","DOI":"10.1109\/AHS.2017.8046355"},{"key":"21_CR12","unstructured":"Xilinx Inc.: Partial reconfiguration of a hardware accelerator on Zynq-7000 All programmable SoC devices, XAPP1159. v1.0 edn (2013)"},{"key":"21_CR13","unstructured":"Xilinx Inc.: Zynq-7000 all programmable SoC TRM, UG585. v1.11 edn (2016)"},{"key":"21_CR14","unstructured":"Kohn, C.: Partial reconfiguration of a hardware accelerator with Vivado design suite for Zynq-7000 AP SoC processor. Xilinx Inc. v1.1 edn (2015)"},{"key":"21_CR15","unstructured":"Xilinx Inc.: AXI DMA LogiCORE IP Product Guide, PG021. v7.1 edn (2017)"},{"key":"21_CR16","unstructured":"Xilinx Inc.: AXI Video Direct Memory Access LogiCORE IP Product Guide, PG020. v6.2 edn (2016)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2018"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-77610-1_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,7]],"date-time":"2018-03-07T07:43:34Z","timestamp":1520408614000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-77610-1_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319776095","9783319776101"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-77610-1_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}