{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T12:09:31Z","timestamp":1725970171401},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319776095"},{"type":"electronic","value":"9783319776101"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-77610-1_9","type":"book-chapter","created":{"date-parts":[[2018,3,7]],"date-time":"2018-03-07T02:32:50Z","timestamp":1520389970000},"page":"112-126","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Lightweight Hardware Synchronization for Avoiding Buffer Overflows in Network-on-Chips"],"prefix":"10.1007","author":[{"given":"Martin","family":"Frieb","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Stegmeier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00f6rg","family":"Mische","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Theo","family":"Ungerer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,3,8]]},"reference":[{"issue":"1","key":"9_CR1","first-page":"21","volume":"3","author":"A Agarwal","year":"2009","unstructured":"Agarwal, A., Iskander, C., Shankar, R.: Survey of network on chip (NoC) architectures & contributions. J. Eng. Comput. Archit. 3(1), 21\u201327 (2009)","journal-title":"J. Eng. Comput. Archit."},{"issue":"1","key":"9_CR2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T Bjerregaard","year":"2006","unstructured":"Bjerregaard, T., Mahadevan, S.: A survey of research and practices of network-on-chip. ACM Comput. Surv. (CSUR) 38(1), 1\u201351 (2006)","journal-title":"ACM Comput. Surv. (CSUR)"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"Borkar, S.: Future of interconnect fabric: a contrarian view. In: Workshop on System Level Interconnect Prediction, SLIP 2010, pp. 1\u20132 (2010)","DOI":"10.1145\/1811100.1811101"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Chrysos, G.: Intel\u00ae Xeon Phi coprocessor (codename knights corner). In: Hot Chips 24 Symposium (HCS), 2012 IEEE, pp. 1\u201331. IEEE (2012)","DOI":"10.1109\/HOTCHIPS.2012.7476487"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"Coenen, M., Murali, S., Ruadulescu, A., Goossens, K., De Micheli, G.: A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control. In: Proceedings of the 4th International Conference on Hardware\/Software Codesign and System Synthesis, CODES+ ISSS 2006, pp. 130\u2013135. IEEE (2006)","DOI":"10.1145\/1176254.1176287"},{"issue":"5","key":"9_CR6","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1109\/MDT.2005.99","volume":"22","author":"K Goossens","year":"2005","unstructured":"Goossens, K., Dielissen, J., Radulescu, A.: \u00c6thereal network on chip: concepts, architectures, and implementations. IEEE Design Test Comput. 22(5), 414\u2013421 (2005)","journal-title":"IEEE Design Test Comput."},{"issue":"2","key":"9_CR7","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/65.372658","volume":"9","author":"HT Kung","year":"1995","unstructured":"Kung, H.T., Morris, R.: Credit-based flow control for ATM networks. IEEE Netw. 9(2), 40\u201348 (1995)","journal-title":"IEEE Netw."},{"key":"9_CR8","volume-title":"Computer Networking: A Top-Down Approach","author":"JF Kurose","year":"2012","unstructured":"Kurose, J.F., Ross, K.W.: Computer Networking: A Top-Down Approach. Pearson, London (2012)"},{"key":"9_CR9","unstructured":"Message Passing Interface Forum: MPI: A Message-Passing Interface Standard, Version 3.1. High Performance Computing Center Stuttgart (HLRS) (2015). http:\/\/mpi-forum.org\/docs\/mpi-3.1\/mpi31-report-book.pdf"},{"key":"9_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"139","DOI":"10.1007\/978-3-319-54999-6_11","volume-title":"Architecture of Computing Systems - ARCS 2017","author":"J Mische","year":"2017","unstructured":"Mische, J., Frieb, M., Stegmeier, A., Ungerer, T.: Reduced complexity many-core: timing predictability due to message-passing. In: Knoop, J., Karl, W., Schulz, M., Inoue, K., Pionteck, T. (eds.) ARCS 2017. LNCS, vol. 10172, pp. 139\u2013151. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-54999-6_11"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"Mische, J., Ungerer, T.: Low power flitwise routing in an unidirectional torus with minimal buffering. In: Proceedings of the Fifth International Workshop on Network on Chip Architectures, NoCArc 2012, pp. 63\u201368. ACM, New York (2012)","DOI":"10.1145\/2401716.2401730"},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"Mische, J., Ungerer, T.: Guaranteed service independent of the task placement in NoCs with torus topology. In: Proceedings of the 22nd International Conference on Real-Time Networks and Systems, RTNS 2014, pp. 151\u2013160. ACM, New York (2014)","DOI":"10.1145\/2659787.2659804"},{"key":"9_CR13","unstructured":"Rattner, J.: An experimental many-core processor from Intel Labs. Presentation (2010). http:\/\/download.intel.com\/pressroom\/pdf\/rockcreek\/SCC_Announcement_JustinRattner.pdf"},{"key":"9_CR14","unstructured":"Raynal, M., Helary, J.M.: Synchronization and Control of Distributed Systems and Programs. Wiley Series in Parallel Computing. Wiley, Chichester (1990). (Trans: Synchronisation et contr\u00f4le des syst\u00e8mes et des programmes r\u00e9parties, Paris, Eyrolles). http:\/\/cds.cern.ch\/record\/223733"},{"key":"9_CR15","volume-title":"Distributed Systems: Principles and Paradigms","author":"AS Tanenbaum","year":"2007","unstructured":"Tanenbaum, A.S., Van Steen, M.: Distributed Systems: Principles and Paradigms, 2nd edn. Prentice-Hall, Upper Saddle River (2007)","edition":"2"},{"key":"9_CR16","volume-title":"Computer Networks","author":"AS Tanenbaum","year":"2010","unstructured":"Tanenbaum, A.S., Wetherall, D.J.: Computer Networks. Pearson, London (2010)"},{"issue":"1","key":"9_CR17","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/JSSC.2007.910957","volume":"43","author":"SR Vangal","year":"2008","unstructured":"Vangal, S.R., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Singh, A., Jacob, T., Jain, S., Erraguntla, V., Roberts, C., Hoskote, Y., Borkar, N., Borkar, S.: An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS. IEEE J. Solid-State Circ. 43(1), 29\u201341 (2008)","journal-title":"IEEE J. Solid-State Circ."},{"issue":"5","key":"9_CR18","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff, D., Griffin, P., Hoffmann, H., Bao, L., Edwards, B., Ramey, C., Mattina, M., Miao, C.C., Brown III, J.F., Agarwal, A.: On-chip interconnection architecture of the tile processor. IEEE Micro 27(5), 15\u201331 (2007)","journal-title":"IEEE Micro"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2018"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-77610-1_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T05:39:25Z","timestamp":1570858765000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-77610-1_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319776095","9783319776101"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-77610-1_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}