{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T17:39:19Z","timestamp":1742924359285,"version":"3.40.3"},"publisher-location":"Cham","reference-count":17,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319788890"},{"type":"electronic","value":"9783319788906"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-78890-6_12","type":"book-chapter","created":{"date-parts":[[2018,4,7]],"date-time":"2018-04-07T08:52:40Z","timestamp":1523091160000},"page":"142-150","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Towards an Optimized Multi FPGA Architecture with STDM Network: A\u00a0Preliminary Study"],"prefix":"10.1007","author":[{"given":"Kazuei","family":"Hironaka","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ng. Anh Vu","family":"Doan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,4,8]]},"reference":[{"key":"12_CR1","unstructured":"National Institute of Advanced Industrial Science and Technology (AIST): Flow-centric computing (2017). https:\/\/www.itri.aist.go.jp\/cpc\/research\/Flow-centricComputing.html"},{"issue":"4","key":"12_CR2","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1145\/2927964.2927966","volume":"43","author":"Chiharu Tsuruta","year":"2016","unstructured":"Tsuruta, C., Miki, Y., Kuhara, T., Amano, H., Umemura, M.: Off-loading LET generation to PEACH2: a switching hub for high performance GPU clusters. In: ACM SIGARCH Computer Architecture News - HEART15, vol. 43, no. 4, April 2016","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Niu, X.Y., Tsoi, K.H., Luk, W.: Reconfiguring distributed applications in FPGA accelerated cluster with wireless networking. In: The 21st International Conference on Field Programmable Logic and Application (FPL), pp. 545\u2013550, September 2011","DOI":"10.1109\/FPL.2011.106"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"Muehlbach, S., Koch, A.: A scalable multi-FPGA platform for complex networking applications. In: IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 81\u201384, May 2011","DOI":"10.1109\/FCCM.2011.26"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Moorthy, P., Kapre, N.: Zedwulf: power-performance tradeoffs of a 32-node Zynq SoC cluster. In: IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 68\u201375, May 2015","DOI":"10.1109\/FCCM.2015.37"},{"issue":"3","key":"12_CR6","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1109\/TPDS.2013.51","volume":"25","author":"K Sano","year":"2013","unstructured":"Sano, K., Hatsuda, Y., Yamamoto, S.: Multi-FPGA accelerator for scalable stencil computation with constant memory bandwidth. IEEE Trans. Parallel Distrib. Syst. 25(3), 695\u2013705 (2013)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"Putnum, A., et al.: A reconfigurable fabric for accelerating large-scale datacenter services. In: IEEE\/ACM the 41st Annual International Symposium on Computer Architecture (ISCA), pp. 81\u201384, May 2014","DOI":"10.1109\/ISCA.2014.6853195"},{"issue":"2","key":"12_CR8","doi-asserted-by":"publisher","first-page":"130","DOI":"10.1016\/j.micpro.2010.09.007","volume":"35","author":"R Stefan","year":"2011","unstructured":"Stefan, R., Goossens, K.: A TDM slot allocation flow based on multipath routing in NoCs. Microprocess. Microsyst. 35(2), 130\u2013138 (2011). Special Issue on Network-on-Chip Architectures and Design Methodologies","journal-title":"Microprocess. Microsyst."},{"key":"12_CR9","unstructured":"Stefan, R.: Resource allocation in time-division-multiplexed networks on chip. Ph.D. thesis, Technische Universiteit Delft, April 2012"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"Schoeberl, M., Brandner, F., Spars\u00f8, J., Kasapaki, E.: A statically scheduled time-division-multiplexed network-on-chip for real-time systems. In: 2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip, pp. 152\u2013160, May 2012","DOI":"10.1109\/NOCS.2012.25"},{"issue":"8","key":"12_CR11","doi-asserted-by":"publisher","first-page":"276","DOI":"10.1016\/j.compeleceng.2014.08.015","volume":"40","author":"UM Mirza","year":"2014","unstructured":"Mirza, U.M., Gruian, F., Kuchcinski, K.: Mapping streaming applications on multiprocessors with time-division-multiplexed network-on-chip. Comput. Electr. Eng. 40(8), 276\u2013291 (2014)","journal-title":"Comput. Electr. Eng."},{"key":"12_CR12","doi-asserted-by":"publisher","DOI":"10.1002\/9780470496916","volume-title":"Metaheuristics: From Design to Implementation","author":"EG Talbi","year":"2009","unstructured":"Talbi, E.G.: Metaheuristics: From Design to Implementation. Wiley, Hoboken (2009)"},{"issue":"3","key":"12_CR13","doi-asserted-by":"publisher","first-page":"555","DOI":"10.1145\/321958.321975","volume":"23","author":"S Sahni","year":"1976","unstructured":"Sahni, S., Gonzalez, T.: P-complete approximation problems. J. ACM 23(3), 555\u2013565 (1976)","journal-title":"J. ACM"},{"key":"12_CR14","doi-asserted-by":"publisher","first-page":"182","DOI":"10.1109\/4235.996017","volume":"6","author":"K Deb","year":"2000","unstructured":"Deb, K., Pratap, A., Agarwal, S., Meyarivan, T.: A fast and elitist multi-objective genetic algorithm: NSGA-II. IEEE Trans. Evol. Comput. 6, 182\u2013197 (2000)","journal-title":"IEEE Trans. Evol. Comput."},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"Padhye, N., Kalia, S.: Rapid prototyping using evolutionary approaches: part 1. In: Proceedings of the 11th Annual Conference Companion on Genetic and Evolutionary Computation Conference: Late Breaking Papers. GECCO 2009, pp. 2725\u20132728. ACM, New York (2009)","DOI":"10.1145\/1570256.1570394"},{"key":"12_CR16","unstructured":"Davis, L.: Adapting operator probabilities in genetic algorithms. In: Proceedings of the Third International Conference on Genetic Algorithms, San Francisco, CA, USA, pp. 61\u201369. Morgan Kaufmann Publishers Inc. (1989)"},{"key":"12_CR17","first-page":"2171","volume":"13","author":"FA Fortin","year":"2012","unstructured":"Fortin, F.A., De Rainville, F.M., Gardner, M.A., Parizeau, M., Gagn\u00e9, C.: DEAP: evolutionary algorithms made easy. J. Mach. Learn. Res. 13, 2171\u20132175 (2012)","journal-title":"J. Mach. Learn. Res."}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-78890-6_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,18]],"date-time":"2022-08-18T15:00:10Z","timestamp":1660834810000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-78890-6_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319788890","9783319788906"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-78890-6_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]},"assertion":[{"value":"8 April 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Santorini","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 May 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 May 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"14","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/arc2018.esda-lab.cied.teiwest.gr\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}