{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T04:07:24Z","timestamp":1751602044657,"version":"3.41.0"},"publisher-location":"Cham","reference-count":17,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319788890"},{"type":"electronic","value":"9783319788906"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-78890-6_14","type":"book-chapter","created":{"date-parts":[[2018,4,7]],"date-time":"2018-04-07T08:52:40Z","timestamp":1523091160000},"page":"166-177","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["An Efficient FPGA Implementation of the Big Bang-Big Crunch Optimization Algorithm"],"prefix":"10.1007","author":[{"given":"Almabrok","family":"Abdoalnasir","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5359-619X","authenticated-orcid":false,"given":"Mihalis","family":"Psarakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2204-3955","authenticated-orcid":false,"given":"Anastasios","family":"Dounis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,4,8]]},"reference":[{"issue":"2","key":"14_CR1","doi-asserted-by":"publisher","first-page":"106","DOI":"10.1016\/j.advengsoft.2005.04.005","volume":"37","author":"OK Erol","year":"2006","unstructured":"Erol, O.K., Eksin, I.: A new optimization method: Big Bang-Big Crunch. Adv. Eng. Softw. 37(2), 106\u2013111 (2006)","journal-title":"Adv. Eng. Softw."},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Scott, S.D., Samal, A., Seth, S.: HGA: a hardware-based genetic algorithm. In: Proceedings of the 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, pp. 53\u201359. ACM, February 1995","DOI":"10.1145\/201310.201319"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Tang, W., Yip, L.: Hardware implementation of genetic algorithms using FPGA. In: The 2004 47th Midwest Symposium on Circuits and Systems, MWSCAS 2004, vol. 1, pp. I\u2013549. IEEE, July 2004","DOI":"10.1109\/MWSCAS.2004.1354049"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"dos Santos, P.V., Alves, J.C., Ferreira, J.C.: A framework for hardware cellular genetic algorithms: an application to spectrum allocation in cognitive radio. In: 2013 23rd International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20134. IEEE, September 2013","DOI":"10.1109\/FPL.2013.6645599"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Tachibana, T., Murata, Y., Shibata, N., Yasumoto, K., Ito, M.: General architecture for hardware implementation of genetic algorithm. In: Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006, pp. 291\u2013292, April 2006","DOI":"10.1109\/FCCM.2006.43"},{"issue":"1","key":"14_CR6","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1109\/TEVC.2009.2025032","volume":"14","author":"PR Fernando","year":"2010","unstructured":"Fernando, P.R., Katkoori, S., Keymeulen, D., Zebulum, R., Stoica, A.: Customizable FPGA IP core implementation of a general-purpose genetic algorithm engine. IEEE Trans. Evol. Comput. 14(1), 133\u2013149 (2010)","journal-title":"IEEE Trans. Evol. Comput."},{"issue":"1","key":"14_CR7","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1023\/A:1010018632078","volume":"2","author":"B Shackleford","year":"2001","unstructured":"Shackleford, B., Snider, G., Carter, R.J., Okushi, E., Yasuda, M., Seo, K., Yasuura, H.: A high-performance, pipelined, FPGA-based genetic algorithm machine. Genet. Program Evolvable Mach. 2(1), 33\u201360 (2001)","journal-title":"Genet. Program Evolvable Mach."},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Guo, L., Guo, C., Thomas, D.B., Luk, W.: Pipelined genetic propagation. In: 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 103\u2013110. IEEE, May 2015","DOI":"10.1109\/FCCM.2015.64"},{"issue":"4","key":"14_CR9","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1145\/2927964.2927980","volume":"43","author":"L Guo","year":"2016","unstructured":"Guo, L., Funie, A.I., Thomas, D.B., Fu, H., Luk, W.: Parallel genetic algorithms on multiple FPGAs. ACM SIGARCH Comput. Archit. News 43(4), 86\u201393 (2016)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"17","key":"14_CR10","doi-asserted-by":"publisher","first-page":"1129","DOI":"10.1016\/j.compstruc.2009.04.011","volume":"87","author":"A Kaveh","year":"2009","unstructured":"Kaveh, A., Talatahari, S.: Size optimization of space trusses using Big Bang-Big Crunch algorithm. Comput. Struct. 87(17), 1129\u20131140 (2009)","journal-title":"Comput. Struct."},{"issue":"3","key":"14_CR11","doi-asserted-by":"publisher","first-page":"412","DOI":"10.1016\/j.jcsr.2009.10.013","volume":"66","author":"A Kaveh","year":"2010","unstructured":"Kaveh, A., Talatahari, S.: Optimal design of Schwedler and ribbed domes via hybrid Big Bang-Big Crunch algorithm. J. Constr. Steel Res. 66(3), 412\u2013419 (2010)","journal-title":"J. Constr. Steel Res."},{"issue":"3","key":"14_CR12","doi-asserted-by":"publisher","first-page":"438","DOI":"10.1061\/(ASCE)ST.1943-541X.0000461","volume":"138","author":"CV Camp","year":"2011","unstructured":"Camp, C.V., Akin, A.: Design of retaining walls using Big Bang-Big Crunch optimization. J. Struct. Eng. 138(3), 438\u2013448 (2011)","journal-title":"J. Struct. Eng."},{"issue":"10","key":"14_CR13","doi-asserted-by":"publisher","first-page":"12356","DOI":"10.1016\/j.eswa.2011.04.015","volume":"38","author":"T Kumbasar","year":"2011","unstructured":"Kumbasar, T., Eksin, I., Guzelkaya, M., Yesil, E.: Adaptive fuzzy model based inverse controller design using BB-BC optimization algorithm. Expert Syst. Appl. 38(10), 12356\u201312364 (2011)","journal-title":"Expert Syst. Appl."},{"key":"14_CR14","doi-asserted-by":"publisher","first-page":"100","DOI":"10.1016\/j.asoc.2013.10.031","volume":"15","author":"E Yesil","year":"2014","unstructured":"Yesil, E.: Interval type-2 fuzzy PID load frequency controller using Big Bang-Big Crunch optimization. Appl. Soft Comput. 15, 100\u2013112 (2014)","journal-title":"Appl. Soft Comput."},{"issue":"10","key":"14_CR15","doi-asserted-by":"publisher","first-page":"1377","DOI":"10.1109\/TPDS.2007.1068","volume":"18","author":"L Zhuo","year":"2007","unstructured":"Zhuo, L., Morris, G.R., Prasanna, V.K.: High-performance reduction circuits using deeply pipelined operators on FPGAs. IEEE Trans. Parallel Distrib. Syst. 18(10), 1377\u20131392 (2007)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"9","key":"14_CR16","doi-asserted-by":"publisher","first-page":"1818","DOI":"10.1109\/TPDS.2012.267","volume":"24","author":"M Huang","year":"2013","unstructured":"Huang, M., Andrews, D.: Modular design of fully pipelined reduction circuits on FPGAs. IEEE Trans. Parallel Distrib. Syst. 24(9), 1818\u20131826 (2013)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"14_CR17","doi-asserted-by":"crossref","unstructured":"Jaiswal, M.K., So, H.K.H.: DSP48E efficient floating point multiplier architectures on FPGA. In: 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID), pp. 1\u20136. IEEE, January 2017","DOI":"10.1109\/ICVD.2017.7913322"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-78890-6_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T14:08:03Z","timestamp":1751551683000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-78890-6_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319788890","9783319788906"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-78890-6_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]},"assertion":[{"value":"8 April 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Santorini","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 May 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 May 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"14","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/arc2018.esda-lab.cied.teiwest.gr\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}