{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T03:45:04Z","timestamp":1742960704944,"version":"3.40.3"},"publisher-location":"Cham","reference-count":7,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319788890"},{"type":"electronic","value":"9783319788906"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-78890-6_20","type":"book-chapter","created":{"date-parts":[[2018,4,7]],"date-time":"2018-04-07T04:52:40Z","timestamp":1523076760000},"page":"243-254","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Analyzing AXI Streaming Interface for\u00a0Hardware Acceleration in AP-SoC Under\u00a0Soft Errors"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0996-9470","authenticated-orcid":false,"given":"Fabio","family":"Benevenuti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5767-8582","authenticated-orcid":false,"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,4,8]]},"reference":[{"issue":"2","key":"20_CR1","doi-asserted-by":"publisher","first-page":"874","DOI":"10.1109\/TNS.2017.2648978","volume":"64","author":"LA Tambara","year":"2017","unstructured":"Tambara, L.A., Tonfat, J., Santos, A., Kastensmidt, F.L., Medina, N.H., Added, N., Aguiar, V.A.P., Aguirre, F., Silveira, M.A.G.: Analyzing reliability and performance trade-offs of HLS-based designs in SRAM-based FPGAs under soft errors. IEEE Trans. Nucl. Sci. 64(2), 874\u2013881 (2017)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"20_CR2","unstructured":"Le, R.: Soft error mitigation using prioritized essential bits, April 2012. \nhttps:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp538-soft-error-mitigation-essential-bits.pdf\n\n. Application Note XAPP538"},{"key":"20_CR3","unstructured":"Xilinx Inc.: Device reliability report: first half 2017, November 2017. \nhttps:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug116.pdf\n\n. User Guide UG116"},{"issue":"6","key":"20_CR4","first-page":"3500","volume":"57","author":"R Velazco","year":"2010","unstructured":"Velazco, R., Foucard, G., Peronnard, P.: Combining results of accelerated radiation tests and fault injections to predict the error rate of an application implemented in SRAM-based FPGAs. IEEE Trans. Nucl. Sci. 57(6), 3500\u20133505 (2010)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"20_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"132","DOI":"10.1007\/978-3-319-30481-6_11","volume-title":"Applied Reconfigurable Computing","author":"J Tonfat","year":"2016","unstructured":"Tonfat, J., Tambara, L., Santos, A., Kastensmidt, F.: Method to analyze the susceptibility of HLS designs in SRAM-based FPGAs under soft errors. In: Bonato, V., Bouganis, C., Gorgon, M. (eds.) ARC 2016. LNCS, vol. 9625, pp. 132\u2013143. Springer, Cham (2016). \nhttps:\/\/doi.org\/10.1007\/978-3-319-30481-6_11"},{"key":"20_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"202","DOI":"10.1007\/978-3-319-56258-2_18","volume-title":"Applied Reconfigurable Computing","author":"AF Santos dos","year":"2017","unstructured":"dos Santos, A.F., Tambara, L.A., Benevenuti, F., Tonfat, J., Kastensmidt, F.L.: Applying TMR in hardware accelerators generated by high-level synthesis design flow for mitigating multiple bit upsets in SRAM-based FPGAs. In: Wong, S., Beck, A.C., Bertels, K., Carro, L. (eds.) ARC 2017. LNCS, vol. 10216, pp. 202\u2013213. Springer, Cham (2017). \nhttps:\/\/doi.org\/10.1007\/978-3-319-56258-2_18"},{"key":"20_CR7","unstructured":"Carmichael, C.: Triple module redundancy design techniques for Virtex FPGAs (2006). \nhttps:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp197.pdf\n\n. Application Note XAPP197"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-78890-6_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,5]],"date-time":"2018-06-05T18:06:07Z","timestamp":1528221967000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-78890-6_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319788890","9783319788906"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-78890-6_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}