{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T04:07:24Z","timestamp":1751602044658,"version":"3.41.0"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319788890"},{"type":"electronic","value":"9783319788906"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-78890-6_29","type":"book-chapter","created":{"date-parts":[[2018,4,7]],"date-time":"2018-04-07T08:52:40Z","timestamp":1523091160000},"page":"355-366","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Exploiting Partial Reconfiguration on a Dynamic Coarse Grained Reconfigurable Architecture"],"prefix":"10.1007","author":[{"given":"Rafael F\u00e3o","family":"de Moura","sequence":"first","affiliation":[]},{"given":"Michael Guilherme","family":"Jordan","sequence":"additional","affiliation":[]},{"given":"Antonio Carlos Schneider","family":"Beck","sequence":"additional","affiliation":[]},{"given":"Mateus Beck","family":"Rutzig","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,4,8]]},"reference":[{"issue":"8","key":"29_CR1","doi-asserted-by":"publisher","first-page":"761","DOI":"10.1016\/j.sysarc.2011.03.006","volume":"57","author":"RS Ferreira","year":"2011","unstructured":"Ferreira, R.S., Cardoso, J.M.P., Damiany, A., Vendramini, J., Teixeira, T.: Fast placement and routing by extending coarse-grained reconfigurable arrays with Omega Networks. J. Syst. Archit. 57(8), 761\u2013777 (2011)","journal-title":"J. Syst. Archit."},{"issue":"12","key":"29_CR2","doi-asserted-by":"publisher","first-page":"1505","DOI":"10.1109\/43.552083","volume":"15","author":"MJ Alexander","year":"1996","unstructured":"Alexander, M.J., Robins, G.: New performance-driven FPGA routing algorithms. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 15(12), 1505\u20131517 (1996)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"29_CR3","doi-asserted-by":"crossref","unstructured":"Sandeep, P.M., Manikandababu, C.S.: Compression and decompression of FPGA bitstreams. In: 2013 International Conference on Computer Communication and Informatics, Coimbatore, pp. 1\u20134 (2013)","DOI":"10.1109\/ICCCI.2013.6466153"},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"Beckhoff, C., Koch, D., Torresen, J.: Portable module relocation and bitstream compression for Xilinx FPGAs. In: Field Programmable Logic and Applications, pp. 1\u20138 (2014)","DOI":"10.1109\/FPL.2014.6927480"},{"key":"29_CR5","doi-asserted-by":"crossref","unstructured":"Mao, F., Zhang, W., He, B.: Towards automatic partial reconfiguration in FPGAs. In: International Conference on Field-Programmable Technology, pp. 286\u2013287 (2014)","DOI":"10.1109\/FPT.2014.7082798"},{"key":"29_CR6","doi-asserted-by":"crossref","unstructured":"Kamaleldin, A., Ahmed, I., Obeid, A.M., Shalash, A., Ismail, Y., Mostafa, H.: A cost-effective dynamic partial reconfiguration implementation flow for Xilinx FPGA. In: 2017 New Generation of CAS (NGCAS), Genova, pp. 281\u2013284 (2017)","DOI":"10.1109\/NGCAS.2017.17"},{"key":"29_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1007\/978-3-540-71431-6_3","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"K Wu","year":"2007","unstructured":"Wu, K., Kanstein, A., Madsen, J., Berekovic, M.: MT-ADRES: multithreading on coarse-grained reconfigurable architecture. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARC 2007. LNCS, vol. 4419, pp. 26\u201338. Springer, Heidelberg (2007). https:\/\/doi.org\/10.1007\/978-3-540-71431-6_3"},{"issue":"4","key":"29_CR8","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.839324","volume":"33","author":"SC Goldstein","year":"2000","unstructured":"Goldstein, S.C., Schmit, H., Budiu, M., Cadambi, S., Moe, M., Taylor, R.R.: PipeRench: a reconfigurable architecture and compiler. Computer 33(4), 70\u201377 (2000)","journal-title":"Computer"},{"key":"29_CR9","doi-asserted-by":"crossref","unstructured":"Hauser, J. R., Wawrzynek, J.: Garp: a MIPS processor with a reconfigurable coprocessor. In: Proceedings of the 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No. 97TB100186, Napa Valley, CA, pp. 12\u201321 (1997)","DOI":"10.1109\/FPGA.1997.624600"},{"key":"29_CR10","unstructured":"Beck, A.C.S., Rutzig, M.B., Gaydadjiev, G., Carro, L.: Transparent reconfigurable acceleration for heterogeneous embedded applications. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2008), pp. 1208\u20131213. ACM, New York, (2008)"},{"key":"29_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/978-3-319-16214-0_1","volume-title":"Applied Reconfigurable Computing","author":"TB Biazus","year":"2015","unstructured":"Biazus, T.B., Rutzig, M.B.: Reducing storage costs of reconfiguration contexts by sharing instruction memory cache blocks. In: Sano, K., Soudris, D., H\u00fcbner, M., Diniz, P.C. (eds.) ARC 2015. LNCS, vol. 9040, pp. 3\u201314. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-16214-0_1"},{"key":"29_CR12","doi-asserted-by":"crossref","unstructured":"Lie, W., Feng-yan, W.: Dynamic partial reconfiguration in FPGAs. In: Proceedings of the 3rd International Conference on Intelligent Information Technology Application, Series, IITA 2009, pp. 445\u2013448. IEEE Press, Piscataway (2009)","DOI":"10.1109\/IITA.2009.334"},{"issue":"5","key":"29_CR13","doi-asserted-by":"publisher","first-page":"624","DOI":"10.1007\/s11390-005-0624-x","volume":"20","author":"S Wallner","year":"2005","unstructured":"Wallner, S.: Micro-task processing in heterogeneous reconfigurable systems. J. Comput. Sci. Technol. 20(5), 624\u2013634 (2005)","journal-title":"J. Comput. Sci. Technol."},{"key":"29_CR14","doi-asserted-by":"crossref","unstructured":"L\u00f3, T.B., Beck, A. C. S., Rutzig M.B., Carro, L.: A low-energy approach for context memory in reconfigurable systems. In: IEEE International Symposium on Parallel and Distributed Processing, Workshops and PHd Forum (IPDPSW), pp. 1\u20138 (2010)","DOI":"10.1109\/IPDPSW.2010.5470745"},{"key":"29_CR15","doi-asserted-by":"crossref","unstructured":"Souza, J.D., Carro, L., Rutzig, M.B., Beck, A.C.S.: A reconfigurable heterogeneous multicore with a homogeneous ISA. In: Design, Automation and Test in Europe Conference and Exhibition (DATE), Dresden, pp. 1598\u20131603 (2016)","DOI":"10.3850\/9783981537079_0775"},{"key":"29_CR16","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-3913-2","volume-title":"Dynamic Reconfigurable Architectures and Transparent Optimization Techniques","author":"ACS Beck","year":"2010","unstructured":"Beck, A.C.S., Carro, L.: Dynamic Reconfigurable Architectures and Transparent Optimization Techniques. Springer, Heidelberg (2010). https:\/\/doi.org\/10.1007\/978-90-481-3913-2"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-78890-6_29","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T14:08:20Z","timestamp":1751551700000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-78890-6_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319788890","9783319788906"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-78890-6_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}