{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T04:07:25Z","timestamp":1751602045290,"version":"3.41.0"},"publisher-location":"Cham","reference-count":14,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319788890"},{"type":"electronic","value":"9783319788906"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-78890-6_30","type":"book-chapter","created":{"date-parts":[[2018,4,7]],"date-time":"2018-04-07T08:52:40Z","timestamp":1523091160000},"page":"367-378","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["DIM-VEX: Exploiting Design Time Configurability and Runtime Reconfigurability"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4242-893X","authenticated-orcid":false,"given":"Jeckson Dellagostin","family":"Souza","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1759-2762","authenticated-orcid":false,"given":"Anderson L.","family":"Sartor","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7402-4780","authenticated-orcid":false,"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[]},{"given":"Mateus Beck","family":"Rutzig","sequence":"additional","affiliation":[]},{"given":"Stephan","family":"Wong","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4492-1747","authenticated-orcid":false,"given":"Antonio C. S.","family":"Beck","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,4,8]]},"reference":[{"key":"30_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1746-0","volume-title":"Adaptable Embedded Systems","author":"ACS Beck","year":"2013","unstructured":"Beck, A.C.S., Lang Lisb\u00f4a, C.A., Carro, L.: Adaptable Embedded Systems, 1st edn. Springer, New York (2013). https:\/\/doi.org\/10.1007\/978-1-4614-1746-0","edition":"1"},{"issue":"5","key":"30_CR2","doi-asserted-by":"publisher","first-page":"509","DOI":"10.1016\/j.micpro.2014.03.004","volume":"38","author":"ACS Beck","year":"2014","unstructured":"Beck, A.C.S., Rutzig, M.B., Carro, L.: A transparent and adaptive reconfigurable system. Microprocess. Microsyst. 38(5), 509\u2013524 (2014)","journal-title":"Microprocess. Microsyst."},{"issue":"2","key":"30_CR3","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K Compton","year":"2002","unstructured":"Compton, K., Hauck, S.: Reconfigurable computing: a survey of systems and software. ACM Comput. Surv. 34(2), 171\u2013210 (2002)","journal-title":"ACM Comput. Surv."},{"key":"30_CR4","doi-asserted-by":"crossref","unstructured":"Gonzalez, A., Tubella, J., Molina, C.: Trace-level reuse. In: Proceedings of the 1999 International Conference on Parallel Processing, pp. 30\u201337. IEEE Computer Society (1999)","DOI":"10.1109\/ICPP.1999.797385"},{"issue":"5","key":"30_CR5","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1109\/MM.2012.51","volume":"32","author":"V Govindaraju","year":"2012","unstructured":"Govindaraju, V., Ho, C.H., Nowatzki, T., Chhugani, J., Satish, N., Sankaralingam, K., Kim, C.: DySER: unifying functionality and parallelism specialization for energy-efficient computing. IEEE Micro 32(5), 38\u201351 (2012)","journal-title":"IEEE Micro"},{"issue":"3","key":"30_CR6","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1109\/2.825696","volume":"33","author":"M Gschwind","year":"2000","unstructured":"Gschwind, M., Altman, E., Sathaye, S., Ledak, P., Appenzeller, D.: Dynamic and transparent binary translation. Computer 33(3), 54\u201359 (2000)","journal-title":"Computer"},{"key":"30_CR7","unstructured":"Gustafsson, J., Betts, A., Ermedahl, A., Lisper, B.: The M\u00e4lardalen WCET benchmarks: past, present and future. In: WCET, vol. 15, pp. 136\u2013146 (2010)"},{"key":"30_CR8","doi-asserted-by":"crossref","unstructured":"Koenig, R., Bauer, L., Stripf, T., Shafique, M., Ahmed, W., Becker, J., Henkel, J.: KAHRISMA: a novel hypermorphic reconfigurable-instruction-set multi-grained-array architecture. In: 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), pp. 819\u2013824. IEEE, March 2010","DOI":"10.1109\/DATE.2010.5456939"},{"issue":"3","key":"30_CR9","doi-asserted-by":"publisher","first-page":"659","DOI":"10.1145\/1142980.1142986","volume":"11","author":"R Lysecky","year":"2006","unstructured":"Lysecky, R., Stitt, G., Vahid, F.: Warp processors. ACM Trans. Des. Autom. Electron. Syst. 11(3), 659\u2013681 (2006)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"30_CR10","doi-asserted-by":"crossref","unstructured":"Sartor, A.L., Becker, P., Hoozemans, J., Wong, S., Beck, A.C.S.: Dynamic trade-off among fault tolerance, energy consumption, and performance on a multiple-issue VLIW processor. IEEE Trans. Multi-Scale Comput. Syst. (2017)","DOI":"10.1109\/TMSCS.2017.2760299"},{"key":"30_CR11","unstructured":"Scott, J., Lee, L.H., Arends, J., Moyer, B.: Designing the low-power M$$^\\bullet $$\u2219CORE\u2122 architecture. In: Power Driven Microarchitecture Workshop, pp. 145\u2013150 (1998)"},{"key":"30_CR12","doi-asserted-by":"crossref","unstructured":"Souza, J.D., Carro, L., Rutzig, M.B., Beck, A.C.S.: A reconfigurable heterogeneous multicore with a homogeneous ISA. In: Proceedings of the 2016 Conference on Design, Automation & Test in Europe, DATE 2016, pp. 1598\u20131603 (2016)","DOI":"10.3850\/9783981537079_0775"},{"key":"30_CR13","doi-asserted-by":"crossref","unstructured":"Watkins, M.A., Nowatzki, T., Carno, A.: Software transparent dynamic binary translation for coarse-grain reconfigurable architectures. In: 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 138\u2013150. IEEE, March 2016","DOI":"10.1109\/HPCA.2016.7446060"},{"key":"30_CR14","doi-asserted-by":"crossref","unstructured":"Wong, S., van As, T., Brown, G.: $$\\rho $$\u03c1-VEX: a reconfigurable and extensible softcore VLIW processor. In: 2008 International Conference on Field-Programmable Technology, pp. 369\u2013372. IEEE, December 2008","DOI":"10.1109\/FPT.2008.4762420"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-78890-6_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T14:08:20Z","timestamp":1751551700000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-78890-6_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319788890","9783319788906"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-78890-6_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}