{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T04:07:24Z","timestamp":1751602044966,"version":"3.41.0"},"publisher-location":"Cham","reference-count":24,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319788890"},{"type":"electronic","value":"9783319788906"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-78890-6_40","type":"book-chapter","created":{"date-parts":[[2018,4,7]],"date-time":"2018-04-07T08:52:40Z","timestamp":1523091160000},"page":"499-510","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A\u00a0Low-Cost\u00a0BRAM-Based\u00a0Function Reuse\u00a0for\u00a0Configurable\u00a0Soft-Core Processors\u00a0in\u00a0FPGAs"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5947-1913","authenticated-orcid":false,"given":"Pedro H.","family":"Exenberger Becker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1759-2762","authenticated-orcid":false,"given":"Anderson L.","family":"Sartor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0012-7023","authenticated-orcid":false,"given":"Marcelo","family":"Brandalero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0601-7247","authenticated-orcid":false,"given":"Tiago Trevisan","family":"Jost","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephan","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7402-4780","authenticated-orcid":false,"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4492-1747","authenticated-orcid":false,"given":"Antonio C.","family":"Beck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,4,8]]},"reference":[{"key":"40_CR1","doi-asserted-by":"crossref","unstructured":"Fletcher, B.H.: FPGA embedded processors. In: Embedded Systems Conference. p. 18 (2005)","DOI":"10.1049\/ic:20050649"},{"key":"40_CR2","volume-title":"Adaptable Embedded Systems","author":"ACS Beck","year":"2012","unstructured":"Beck, A.C.S., Lisb\u00f4a, C.A.L., Carro, L.: Adaptable Embedded Systems. Springer, New York (2012). Springer-Link: B\u00fccher"},{"issue":"2","key":"40_CR3","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/TCAD.2006.884574","volume":"26","author":"I Kuon","year":"2007","unstructured":"Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 26(2), 203\u20132015 (2007)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"key":"40_CR4","unstructured":"Xilinx, Inc.: 7 Series FPGAs Memory Resources User Guide (UG473) (2016)"},{"key":"40_CR5","unstructured":"Sastry, S.S., Bodik, R., Smith, J.E.: Characterizing coarse-grained reuse of computation. In: Feedback Directed and Dynamic Optimization, pp. 16\u201318 (2000)"},{"issue":"2","key":"40_CR6","first-page":"255","volume":"18","author":"M Hall","year":"1997","unstructured":"Hall, M., McNamee, J.P.: Improving software performance with automatic memoization. Johns Hopkins APL Tech. Dig. 18(2), 255 (1997)","journal-title":"Johns Hopkins APL Tech. Dig."},{"key":"40_CR7","doi-asserted-by":"crossref","unstructured":"Sodani, A., Sohi, G.S.: Dynamic instruction reuse. In: Proceedings of 24th Symposium on Computer Architecture (ISCA), vol. 25, no. 2, pp. 194\u2013205 (1997)","DOI":"10.1145\/264107.264200"},{"issue":"11","key":"40_CR8","doi-asserted-by":"publisher","first-page":"252","DOI":"10.1145\/291006.291056","volume":"33","author":"Daniel Citron","year":"1998","unstructured":"Citron, D., Feitelson, D., Rudolph, L.: Accelerating multi-media processing by implementing memoing in multiplication and division units. ACM SIGPLAN Not. 33(11), 252\u2013261 (1998)","journal-title":"ACM SIGPLAN Notices"},{"key":"40_CR9","doi-asserted-by":"crossref","unstructured":"Huang, J., Lilja, D.J.: Exploiting basic block value locality with block reuse. In: Proceeedings of Symposium on High-Performance Computer Architecture, pp. 106\u2013114. IEEE (1999)","DOI":"10.1109\/HPCA.1999.744342"},{"key":"40_CR10","doi-asserted-by":"crossref","unstructured":"Gonz\u00e1lez, A., Tubella, J., Molina, C.: Trace-level reuse. In: International Conference on Parallel Processing, pp. 30\u201337. IEEE (1999)","DOI":"10.1109\/ICPP.1999.797385"},{"key":"40_CR11","unstructured":"Kavi, K.M., Chen, P.: Dynamic function result reuse. In: Proceedings of Conference on Advanced Computing, pp. 17\u201320 (2003)"},{"issue":"2","key":"40_CR12","first-page":"18","volume":"12","author":"A Suresh","year":"2015","unstructured":"Suresh, A., Swamy, B.N., Rohou, E., Seznec, A.: Intercepting functions for memoization: a case study using transcendental functions. ACM Trans. Archit. Code Optim. (TACO) 12(2), 18 (2015)","journal-title":"ACM Trans. Archit. Code Optim. (TACO)"},{"issue":"7","key":"40_CR13","doi-asserted-by":"publisher","first-page":"922","DOI":"10.1109\/TC.2005.119","volume":"54","author":"C Alvarez","year":"2005","unstructured":"Alvarez, C., Corbal, J., Valero, M.: Fuzzy memoization for floating-point multimedia applications. IEEE Trans. Comput. 54(7), 922\u2013927 (2005)","journal-title":"IEEE Trans. Comput."},{"key":"40_CR14","unstructured":"Keramidas, G., Kokkala, C., Stamoulis, I.: Clumsy value cache: an approximate memoization technique for mobile GPU fragment shaders. In: Workshop On Approximate Computing, P. 6 (2015)"},{"key":"40_CR15","doi-asserted-by":"crossref","unstructured":"Brandalero, M., da Silveira, L.A., Souza, J.D., Beck, A.C.S.: Accelerating error-tolerant applications with approximate function reuse. Sci. Comput. Program. (2017)","DOI":"10.1016\/j.scico.2017.05.003"},{"issue":"8","key":"40_CR16","doi-asserted-by":"publisher","first-page":"2665","DOI":"10.1109\/TVLSI.2016.2520979","volume":"24","author":"S Sinha","year":"2016","unstructured":"Sinha, S., Zhang, W.: Low-power FPGA design using memoization-based approximate computing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(8), 2665\u20132678 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"40_CR17","doi-asserted-by":"crossref","unstructured":"Wong, S., van As, T., Brown, G.: $$\\rho $$\u03c1-VEX: a reconfigurable and extensible softcore VLIW processor. In: Conference on Field-Programmable Technology, pp. 369\u2013372 (2008)","DOI":"10.1109\/FPT.2008.4762420"},{"key":"40_CR18","unstructured":"Hewlett-Packard Laboratories: VEX Toolchain (2009)"},{"key":"40_CR19","unstructured":"Gustafsson, J., Betts, A., Ermedahl, A., Lisper, B.: The M\u00e4lardalen WCET benchmarks: past, present and future. In: WCET, vol. 15, pp. 136\u2013146 (2010)"},{"key":"40_CR20","unstructured":"Scott, J., Lee, L.H., Arends, J., Moyer, B.: Designing the low-power M$$^\\bullet $$\u2219CORE\u2122 architecture. In: Power Driven Microarchitecture Workshop, pp. 145\u2013150 (1998)"},{"issue":"2","key":"40_CR21","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/MDAT.2016.2630270","volume":"34","author":"A Yazdanbakhsh","year":"2017","unstructured":"Yazdanbakhsh, A., Mahajan, D., Esmaeilzadeh, H., Lotfi-Kamran, P.: AxBench: a multiplatform benchmark suite for approximate computing. IEEE Des. Test 34(2), 60\u201368 (2017)","journal-title":"IEEE Des. Test"},{"key":"40_CR22","doi-asserted-by":"crossref","unstructured":"Lattner, C., Adve, V.: LLVM: a compilation framework for lifelong program analysis & transformation. In: Proceedings of Symposium Code Generation and Optimization: Feedback-Directed and Runtime Optimization, p. 75. IEEE Computer Society (2004)","DOI":"10.1109\/CGO.2004.1281665"},{"key":"40_CR23","unstructured":"Lungdren, D.: FPU Double VHDL (2014)"},{"key":"40_CR24","doi-asserted-by":"crossref","unstructured":"Chaple, G., Daruwala, R.D.: Design of Sobel operator based image edge detection algorithm on FPGA. In: International Conference on Communications and Signal Processing, pp. 788\u2013792. IEEE (2014)","DOI":"10.1109\/ICCSP.2014.6949951"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-78890-6_40","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T14:08:42Z","timestamp":1751551722000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-78890-6_40"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319788890","9783319788906"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-78890-6_40","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}