{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T04:07:25Z","timestamp":1751602045402,"version":"3.41.0"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319788890"},{"type":"electronic","value":"9783319788906"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-78890-6_42","type":"book-chapter","created":{"date-parts":[[2018,4,7]],"date-time":"2018-04-07T08:52:40Z","timestamp":1523091160000},"page":"523-536","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Area-Energy Aware Dataflow Optimisation of Visual Tracking Systems"],"prefix":"10.1007","author":[{"given":"Paulo","family":"Garcia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deepayan","family":"Bhowmik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Wallace","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Stewart","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Greg","family":"Michaelson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,4,8]]},"reference":[{"key":"42_CR1","doi-asserted-by":"crossref","unstructured":"Brunei, S.C., Mattavelli, M., Janneck, J.W.: Turnus: a design exploration framework for dataflow system design. In: International Symposium on Circuits and Systems (ISCAS), p. 654 (2013)","DOI":"10.1109\/ISCAS.2013.6571927"},{"key":"42_CR2","doi-asserted-by":"crossref","unstructured":"Brunet, S.C., Mattavelli, M., Janneck, J.W.: Buffer optimization based on critical path analysis of a dataflow program design. In: International Symposium on Circuits and Systems (ISCAS), pp. 1384\u20131387 (2013)","DOI":"10.1109\/ISCAS.2013.6572113"},{"issue":"5","key":"42_CR3","doi-asserted-by":"publisher","first-page":"564","DOI":"10.1109\/TPAMI.2003.1195991","volume":"25","author":"D Comaniciu","year":"2003","unstructured":"Comaniciu, D., Ramesh, V., Meer, P.: Kernel-based object tracking. IEEE Trans. Pattern Anal. Mach. Intell. 25(5), 564\u2013577 (2003)","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"42_CR4","doi-asserted-by":"crossref","unstructured":"Ge, R., Vogt, R., Majumder, J., Alam, A., Burtscher, M., Zong, Z.: Effects of dynamic voltage and frequency scaling on a k20 GPU. In: 42nd International Conference on Parallel Processing, pp. 826\u2013833 (2013)","DOI":"10.1109\/ICPP.2013.98"},{"key":"42_CR5","doi-asserted-by":"crossref","unstructured":"Hueske, F., Peters, M., Krettek, A., Ringwald, M., Tzoumas, K., Markl, V., Freytag, J.C.: Peeking into the optimization of data flow programs with MapReduce-style UDFs. In: International Conference on Data Engineering (ICDE), pp. 1292\u20131295 (2013)","DOI":"10.1109\/ICDE.2013.6544927"},{"key":"42_CR6","doi-asserted-by":"crossref","unstructured":"Janneck, J.W., Miller, I.D., Parlour, D.B., Roquier, G., Wipliez, M., Raulet, M.: Synthesizing hardware from dataflow programs: an MPEG-4 simple profile decoder case study. In: IEEE Workshop on Signal Processing Systems (SiPS), pp. 287\u2013292 (2008)","DOI":"10.1109\/SIPS.2008.4671777"},{"key":"42_CR7","doi-asserted-by":"crossref","unstructured":"Kim, Y., Jadhav, S., Gloster, C.S.: Dataflow to hardware synthesis framework on FPGAs. In: International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW), pp. 91\u201396 (2016)","DOI":"10.1109\/SBAC-PADW.2016.24"},{"issue":"5","key":"42_CR8","doi-asserted-by":"publisher","first-page":"773","DOI":"10.1109\/5.381846","volume":"83","author":"EA Lee","year":"1995","unstructured":"Lee, E.A., Parks, T.M.: Dataflow process networks. Proc. IEEE 83(5), 773\u2013801 (1995)","journal-title":"Proc. IEEE"},{"key":"42_CR9","doi-asserted-by":"crossref","unstructured":"Malik, M., Farahmand, F., Otto, P., Akhlaghi, N., Mohsenin, T., Sikdar, S., Homayoun, H.: Architecture exploration for energy-efficient embedded vision applications: from general purpose processor to domain specific accelerator. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 559\u2013564 (2016)","DOI":"10.1109\/ISVLSI.2016.112"},{"key":"42_CR10","doi-asserted-by":"crossref","unstructured":"Pandey, B., Yadav, J., Pattanaik, M., Rajoria, N.: Clock gating based energy efficient ALU design and implementation on FPGA. In: International Conference on Energy Efficient Technologies for Sustainability (ICEETS), pp. 93\u201397 (2013)","DOI":"10.1109\/ICEETS.2013.6533362"},{"issue":"3","key":"42_CR11","doi-asserted-by":"publisher","first-page":"38:1","DOI":"10.1145\/3078752","volume":"50","author":"A Rheinl\u00e4nder","year":"2017","unstructured":"Rheinl\u00e4nder, A., Leser, U., Graefe, G.: Optimization of complex dataflows with user-defined functions. ACM Comput. Surv. 50(3), 38:1\u201338:39 (2017)","journal-title":"ACM Comput. Surv."},{"issue":"1","key":"42_CR12","doi-asserted-by":"crossref","first-page":"639","DOI":"10.1145\/2654822.2541980","volume":"42","author":"E Schulte","year":"2014","unstructured":"Schulte, E., Dorn, J., Harding, S., Forrest, S., Weimer, W.: Post-compiler software optimization for reducing energy. SIGARCH Comput. Archit. News 42(1), 639\u2013652 (2014)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"42_CR13","doi-asserted-by":"crossref","unstructured":"Seinstra, F.J., Koelma, D.: The lazy programmer\u2019s approach to building a parallel image processing library. In: Proceedings 15th International Parallel and Distributed Processing Symposium (IPDPS), pp. 1169\u20131176 (2001)","DOI":"10.1109\/IPDPS.2001.925089"},{"issue":"4","key":"42_CR14","doi-asserted-by":"publisher","first-page":"635","DOI":"10.1007\/s11554-014-0462-6","volume":"12","author":"J S\u00e9rot","year":"2016","unstructured":"S\u00e9rot, J., Berry, F., Bourrasset, C.: High-level dataflow programming for real-time image processing on smart cameras. J. Real-Time Image Process. 12(4), 635\u2013647 (2016)","journal-title":"J. Real-Time Image Process."},{"issue":"1","key":"42_CR15","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/s11265-015-1044-y","volume":"87","author":"R Stewart","year":"2017","unstructured":"Stewart, R., Bhowmik, D., Wallace, A., Michaelson, G.: Profile guided dataflow transformation for FPGAs and CPUs. J. Sig. Process. Syst. 87(1), 3\u201320 (2017)","journal-title":"J. Sig. Process. Syst."},{"key":"42_CR16","doi-asserted-by":"publisher","first-page":"174","DOI":"10.1007\/978-3-319-49956-7_14","volume-title":"Algorithms and Architectures for Parallel Processing","author":"Robert Stewart","year":"2016","unstructured":"Stewart, R., Michaelson, G., Bhowmik, D., Garcia, P., Wallace, A.: A dataflow IR for memory efficient RIPL compilation to FPGAs. In: International Conference on Algorithms and Architectures for Parallel Processing, pp. 174\u2013188 (2016)"},{"issue":"11","key":"42_CR17","doi-asserted-by":"publisher","first-page":"1376","DOI":"10.1109\/TC.2004.88","volume":"53","author":"J Teifel","year":"2004","unstructured":"Teifel, J., Manohar, R.: An asynchronous dataflow FPGA architecture. IEEE Trans. Comput. 53(11), 1376\u20131392 (2004)","journal-title":"IEEE Trans. Comput."},{"issue":"6","key":"42_CR18","doi-asserted-by":"publisher","first-page":"1046","DOI":"10.1109\/JBHI.2013.2266101","volume":"17","author":"P Turcza","year":"2013","unstructured":"Turcza, P., Duplaga, M.: Hardware-efficient low-power image processing system for wireless capsule endoscopy. IEEE J. Biomed. Health inform. 17(6), 1046\u20131056 (2013)","journal-title":"IEEE J. Biomed. Health inform."},{"key":"42_CR19","doi-asserted-by":"crossref","unstructured":"Yviquel, H., Lorence, A., Jerbi, K., Cocherel, G., Sanchez, A., Raulet, M.: Orcc: Multimedia development made easy. In: Proceedings of the 21st ACM International Conference on Multimedia, pp. 863\u2013866 (2013)","DOI":"10.1145\/2502081.2502231"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-78890-6_42","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T14:08:30Z","timestamp":1751551710000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-78890-6_42"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319788890","9783319788906"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-78890-6_42","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}