{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,16]],"date-time":"2025-04-16T05:58:49Z","timestamp":1744783129115,"version":"3.40.3"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319788890"},{"type":"electronic","value":"9783319788906"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-78890-6_47","type":"book-chapter","created":{"date-parts":[[2018,4,7]],"date-time":"2018-04-07T04:52:40Z","timestamp":1523076760000},"page":"590-602","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Efficient Multitasking on FPGA Using HDL-Based Checkpointing"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5006-1894","authenticated-orcid":false,"given":"Hoang-Gia","family":"Vu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Nakada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhiko","family":"Nakashima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,4,8]]},"reference":[{"issue":"11","key":"47_CR1","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1145\/2996868","volume":"59","author":"A Putnam","year":"2016","unstructured":"Putnam, A., et al.: A reconfigurable fabric for accelerating large-scale datacenter services. Commun. ACM 59(11), 114\u2013122 (2016)","journal-title":"Commun. ACM"},{"key":"47_CR2","doi-asserted-by":"crossref","unstructured":"Putnam, A.: FPGAs in the datacenter combining the worlds of hardware and software development. In: Proceedings of Great Lakes Symposium on VLSI, p. 5 (2017)","DOI":"10.1145\/3060403.3066860"},{"issue":"1","key":"47_CR3","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/MM.2017.19","volume":"37","author":"B Falsafi","year":"2017","unstructured":"Falsafi, B., et al.: FPGAs versus GPUs in data centers. IEEE Micro 37(1), 60\u201372 (2017)","journal-title":"IEEE Micro"},{"key":"47_CR4","doi-asserted-by":"crossref","unstructured":"Tarafdar, N., et al.: Enabling flexible network FPGA clusters in a heterogeneous cloud data center. In: FPGA2017, pp. 237\u2013246 (2017)","DOI":"10.1145\/3020078.3021742"},{"issue":"3","key":"47_CR5","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/MM.2017.51","volume":"37","author":"A Caulfield","year":"2017","unstructured":"Caulfield, A., et al.: Configurable clouds. IEEE Micro 37(3), 52\u201361 (2017)","journal-title":"IEEE Micro"},{"key":"47_CR6","doi-asserted-by":"crossref","unstructured":"Kalte, H., Porrmann, M.: Context saving and restoring for multitasking in reconfigurable systems. In: FPL 2005, pp. 223\u2013228 (2005)","DOI":"10.1109\/FPL.2005.1515726"},{"key":"47_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/3-540-44614-1_13","volume-title":"Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing","author":"H Simmler","year":"2000","unstructured":"Simmler, H., Levinson, L., M\u00e4nner, R.: Multitasking on FPGA coprocessors. In: Hartenstein, R.W., Gr\u00fcnbacher, H. (eds.) FPL 2000. LNCS, vol. 1896, pp. 121\u2013130. Springer, Heidelberg (2000). https:\/\/doi.org\/10.1007\/3-540-44614-1_13"},{"key":"47_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"806","DOI":"10.1007\/3-540-46117-5_83","volume-title":"Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream","author":"WJ Landaker","year":"2002","unstructured":"Landaker, W.J., Wirthlin, M.J., Hutchings, B.L.: Multitasking hardware on the SLAAC1-V reconfigurable computing system. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 806\u2013815. Springer, Heidelberg (2002). https:\/\/doi.org\/10.1007\/3-540-46117-5_83"},{"key":"47_CR9","doi-asserted-by":"crossref","unstructured":"Levinson, L., Manner, R., Sessler, M., Simmler, H.: Preemptive multitasking on FPGAs. In: FCCM 2000, pp. 301\u2013302 (2000)","DOI":"10.1109\/FPGA.2000.903426"},{"key":"47_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1007\/978-3-319-16214-0_7","volume-title":"Applied Reconfigurable Computing","author":"M Happe","year":"2015","unstructured":"Happe, M., Traber, A., Keller, A.: Preemptive hardware multitasking in ReconOS. In: Sano, K., Soudris, D., H\u00fcbner, M., Diniz, P.C. (eds.) ARC 2015. LNCS, vol. 9040, pp. 79\u201390. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-16214-0_7"},{"key":"47_CR11","doi-asserted-by":"crossref","unstructured":"Vu, G., Kajkamhaeng, S., Takamaeda, S., Nakashima, Y.: CPRtree: a tree-based checkpointing architecture for heterogeneous FPGA computing. In: 4th International Symposium on Computing and Networking (CANDAR 2016), pp. 57\u201366 (2016)","DOI":"10.1109\/CANDAR.2016.0024"},{"key":"47_CR12","doi-asserted-by":"crossref","unstructured":"Koch, D., Haubelt, C., Teich, J.: Efficient hardware checkpointing - concepts, overhead analysis, and implementation. In: FPGA 2007, pp. 188\u2013196 (2007)","DOI":"10.1145\/1216919.1216950"},{"key":"47_CR13","doi-asserted-by":"crossref","unstructured":"Bourge, A., Muller, O., Rousseau, F.: Automatic high-level hardware checkpoint selection for reconfigurable systems. FCCM 2015, pp. 155\u2013158 (2015)","DOI":"10.1109\/FCCM.2015.8"},{"issue":"1","key":"47_CR14","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1145\/2996199","volume":"10","author":"A Bourge","year":"2016","unstructured":"Bourge, A., Muller, O., Rousseau, F.: Generating efficient context-switch capable circuits through autonomous design flow. ACM Trans. Reconfigurable Technol. Syst. 10(1), 9 (2016)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"47_CR15","doi-asserted-by":"crossref","unstructured":"Schmidt, A., Huang, B., Sass, R., French, M.: Checkpoint\/restart and beyond: resilient high performance computing with FPGAs. FCCM 2011, pp. 162\u2013169 (2011)","DOI":"10.1109\/FCCM.2011.22"},{"key":"47_CR16","doi-asserted-by":"publisher","first-page":"0740","DOI":"10.1109\/MDT.2009.136","volume":"26","author":"I Mavroidis","year":"2009","unstructured":"Mavroidis, I., Papaefstathiou, I.: Accelerating emulation and providing full chip observability and controlability. IEEE Des. Test Comput. 26, 0740\u20137475 (2009)","journal-title":"IEEE Des. Test Comput."}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-78890-6_47","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,14]],"date-time":"2019-10-14T13:22:39Z","timestamp":1571059359000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-78890-6_47"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319788890","9783319788906"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-78890-6_47","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}