{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T19:54:33Z","timestamp":1742932473966,"version":"3.40.3"},"publisher-location":"Cham","reference-count":17,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319788890"},{"type":"electronic","value":"9783319788906"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-78890-6_53","type":"book-chapter","created":{"date-parts":[[2018,4,7]],"date-time":"2018-04-07T04:52:40Z","timestamp":1523076760000},"page":"661-672","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["CGRA Tool Flow for Fast Run-Time Reconfiguration"],"prefix":"10.1007","author":[{"given":"Florian","family":"Fricke","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andr\u00e9","family":"Werner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keyvan","family":"Shahin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Huebner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,4,8]]},"reference":[{"key":"53_CR1","unstructured":"Xilinx Inc.: Zynq UltraScale+ MPSoC - Product Brief (2016)"},{"issue":"2","key":"53_CR2","doi-asserted-by":"publisher","first-page":"10:1","DOI":"10.1145\/2629579","volume":"8","author":"KE Murray","year":"2015","unstructured":"Murray, K.E., Whitty, S., Liu, S., Luu, J., Betz, V.: Timing-driven titan: enabling large benchmarks and exploring the gap between academic and commercial CAD. ACM Trans. Reconfigurable Technol. Syst. 8(2), 10:1\u201310:18 (2015)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"issue":"2","key":"53_CR3","first-page":"6:1","volume":"7","author":"J Luu","year":"2015","unstructured":"Luu, J., Goeders, J., Wainberg, M., Somerville, A., Yu, T., Nasartschuk, K., Nasr, M., Wang, S., Liu, T., Ahmed, N., Kent, K.B., Anderson, J., Rose, J., Betz, V.: VTR 7.0: next generation architecture and CAD system for FPGAs. ACM Trans. Reconfigurable Technol. Syst. 7(2), 6:1\u20136:30 (2015)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"53_CR4","doi-asserted-by":"crossref","unstructured":"Jamieson, P., Kent, K.B., Gharibian, F., Shannon, L.: Odin II - an open-source verilog HDL synthesis tool for CAD research. In: 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 149\u2013156, May 2010","DOI":"10.1109\/FCCM.2010.31"},{"key":"53_CR5","unstructured":"Berkeley Logic Synthesis and Verification Group, Berkley: A System for Sequential Synthesis and Verification (2014). http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/"},{"key":"53_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"Field-Programmable Logic and Applications","author":"V Betz","year":"1997","unstructured":"Betz, V., Rose, J.: VPR: a new packing, placement and routing tool for FPGA research. In: Luk, W., Cheung, P.Y.K., Glesner, M. (eds.) FPL 1997. LNCS, vol. 1304, pp. 213\u2013222. Springer, Heidelberg (1997). https:\/\/doi.org\/10.1007\/3-540-63465-7_226"},{"key":"53_CR7","doi-asserted-by":"crossref","unstructured":"Luu, J., Kuon, I., Jamieson, P., Campbell, T., Ye, A., Fang, W.M., Rose, J.: VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2009, pp. 133\u2013142. ACM, New York (2009)","DOI":"10.1145\/1508128.1508150"},{"key":"53_CR8","doi-asserted-by":"crossref","unstructured":"Haldar, M., Nayak, A., Choudhary, A., Banerjee, P.: Parallel algorithms for FPGA placement. In: Proceedings of the 10th Great Lakes Symposium on VLSI, GLSVLSI 2000, pp. 86\u201394. ACM, New York (2000)","DOI":"10.1145\/330855.330988"},{"key":"53_CR9","doi-asserted-by":"crossref","unstructured":"Lukowiak, M., Cody, B.: FPGA based accelerator for simulated annealing with greedy perturbations. In: 2007 14th International Conference on Mixed Design of Integrated Circuits and Systems, pp. 274\u2013277, June 2007","DOI":"10.1109\/MIXDES.2007.4286166"},{"key":"53_CR10","doi-asserted-by":"crossref","unstructured":"Sidiropoulos, H., Siozios, K., Figuli, P., Soudris, D., Hubner, M.: On supporting efficient partial reconfiguration with just-in-time compilation. In: 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops PhD Forum, pp. 328\u2013335, May 2012","DOI":"10.1109\/IPDPSW.2012.40"},{"key":"53_CR11","doi-asserted-by":"crossref","unstructured":"An, M., Steffan, J.G., Betz, V.: Speeding up FPGA placement: parallel algorithms and methods. In: 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 178\u2013185, May 2014","DOI":"10.1109\/FCCM.2014.60"},{"key":"53_CR12","doi-asserted-by":"crossref","unstructured":"Kulkarni, A., Stroobandt, D., Werner, A., Fricke, F., Huebner, M.: Pixie: A heterogeneous Virtual Coarse-Grained Reconfigurable Array for high performance image processing applications, February 2017","DOI":"10.1109\/IPDPSW.2016.13"},{"key":"53_CR13","unstructured":"Peixoto, T.P.: The Graph-tool Python Library. figshare (2014)"},{"key":"53_CR14","doi-asserted-by":"publisher","DOI":"10.1002\/0470097434","volume-title":"Digital Image Processing: PIKS Scientific Inside","author":"W Pratt","year":"2007","unstructured":"Pratt, W.: Digital Image Processing: PIKS Scientific Inside. Wiley, Hoboken (2007)"},{"key":"53_CR15","unstructured":"University Ghent - HES Group: Online Resource of the TCON Tool Flow. https:\/\/github.com\/UGent-HES\/tcon_flow.git . Accessed 17 July 2017"},{"key":"53_CR16","unstructured":"AVNET: Zedboard Contributer Homepage. http:\/\/zedboard.org\/product\/zedboard . Accessed 26 July 2017"},{"key":"53_CR17","unstructured":"Xilinx Inc.: UG761 - AXI Reference Guide (2011)"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-78890-6_53","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,14]],"date-time":"2019-10-14T13:24:23Z","timestamp":1571059463000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-78890-6_53"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319788890","9783319788906"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-78890-6_53","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}