{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T18:40:05Z","timestamp":1751568005731,"version":"3.41.0"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319900223"},{"type":"electronic","value":"9783319900230"}],"license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017]]},"DOI":"10.1007\/978-3-319-90023-0_18","type":"book-chapter","created":{"date-parts":[[2018,4,16]],"date-time":"2018-04-16T12:56:48Z","timestamp":1523883408000},"page":"218-229","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Reconfigurable Buffer Structures for\u00a0Coarse-Grained Reconfigurable Arrays"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8213-6363","authenticated-orcid":false,"given":"\u00c9ricles","family":"Sousa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3663-6484","authenticated-orcid":false,"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6285-5862","authenticated-orcid":false,"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,4,17]]},"reference":[{"issue":"2","key":"18_CR1","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/MM.2011.18","volume":"31","author":"N Goulding-Hotta","year":"2011","unstructured":"Goulding-Hotta, N., Sampson, J., Venkatesh, G., Garcia, S., Auricchio, J., Huang, P., Arora, M., Nath, S., Bhatt, V., Babb, J., Swanson, S., Taylor, M.: The GreenDroid mobile application processor: an architecture for silicon\u2019s dark future. IEEE Micro 31(2), 86\u201395 (2011)","journal-title":"IEEE Micro"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Yongjun, P., Park, J., Mahlke, S.: Efficient performance scaling of future CGRAs for mobile applications. In: International Conference on Field-Programmable Technology (FPT), pp. 335\u2013342 December 2012","DOI":"10.1109\/FPT.2012.6412158"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Hannig, F., Schmid, M., Lari, V., Boppu, S., Teich, J.: System integration of tightly-coupled processor arrays using reconfigurable buffer structures. In: Proceedings of the ACM International Conference on Computing Frontiers (CF). ACM (2013)","DOI":"10.1145\/2482767.2482770"},{"issue":"2","key":"18_CR4","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1023\/A:1024499601571","volume":"26","author":"V Baumgarte","year":"2003","unstructured":"Baumgarte, V., Ehlers, G., May, F., N\u00fcckel, A., Vorbach, M., Weinhardt, M.: PACT XPP - a self-reconfigurable data processing architecture. J. Supercomput. 26(2), 167\u2013184 (2003)","journal-title":"J. Supercomput."},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Bouwens, F., Berekovic, M., De Sutter, B., Gaydadjiev, G.: Architecture enhancements for the ADRES coarse-grained reconfigurable array. In: Proceedings of the International Conference on High Performance Embedded Architectures and Compilers, pp. 66\u201381 (2008)","DOI":"10.1007\/978-3-540-77560-7_6"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Schmidt, M., Reichenbach, M., Fey, D.: A generic VHDL template for 2D stencil code applications on FPGAs. In: Proceedings of the International Symposium on Object\/Component\/Service-Oriented Real-Time Distributed Computing Workshops, pp. 180\u2013187 (2012)","DOI":"10.1109\/ISORCW.2012.39"},{"issue":"1","key":"18_CR7","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1023\/A:1011196613858","volume":"19","author":"X Liang","year":"2001","unstructured":"Liang, X., Jean, J., Tomko, K.: Data buffering and allocation in mapping generalized template matching on reconfigurable systems. J. Supercomput. 19(1), 77\u201391 (2001)","journal-title":"J. Supercomput."},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Guo, Z., Buyukkurt, B., Najjar, W.: Input data reuse in compiling window operations onto reconfigurable hardware. In: Proceedings of the 2004 ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES). ACM, pp. 249\u2013256 (2004)","DOI":"10.1145\/998300.997199"},{"key":"18_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"287","DOI":"10.1007\/978-3-540-78610-8_30","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"F Hannig","year":"2008","unstructured":"Hannig, F., Ruckdeschel, H., Dutta, H., Teich, J.: PARO: synthesis of hardware accelerators for multi-dimensional dataflow-intensive applications. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds.) ARC 2008. LNCS, vol. 4943, pp. 287\u2013293. Springer, Heidelberg (2008). https:\/\/doi.org\/10.1007\/978-3-540-78610-8_30"},{"issue":"4s","key":"18_CR10","first-page":"133:1","volume":"13","author":"F Hannig","year":"2014","unstructured":"Hannig, F., Lari, V., Boppu, S., Tanase, A., Reiche, O.: Invasive tightly-coupled processor arrays: a domain-specific architecture\/compiler co-design approach. ACM Trans. Embed. Comput. Syst. (TECS) 13(4s), 133:1\u2013133:29 (2014)","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"issue":"1","key":"18_CR11","doi-asserted-by":"publisher","first-page":"96","DOI":"10.1166\/jolpe.2009.1008","volume":"5","author":"D Kissler","year":"2009","unstructured":"Kissler, D., Strawetz, A., Hannig, F., Teich, J.: Power-efficient reconfiguration control in coarse-grained dynamically reconfigurable architectures. J. Low Power Electron. 5(1), 96\u2013105 (2009)","journal-title":"J. Low Power Electron."},{"key":"18_CR12","doi-asserted-by":"crossref","unstructured":"Kissler, D., Hannig, F., Kupriyanov, A., Teich, J.: A highly parameterizable parallel processor array architecture. In: Proceedings of the IEEE International Conference on Field Programmable Technology (FPT). IEEE, pp. 105\u2013112 (2006)","DOI":"10.1109\/FPT.2006.270293"},{"key":"18_CR13","unstructured":"Teich, J.: A compiler for application specific processor arrays, ser. Reihe Elektrotechnik. Shaker (1993). https:\/\/books.google.de\/books?id=WqOGAgAACAAJ"},{"key":"18_CR14","doi-asserted-by":"publisher","unstructured":"Teich, J., Thiele, L., Zhang, L.: Scheduling of partitioned regular algorithms on processor arrays with constrained resources. In: International Conference on Application-Specific Systems, Architectures, and Processors (ASAP), pp. 131\u2013144, August 1996. https:\/\/doi.org\/10.1109\/ASAP.1996.542808","DOI":"10.1109\/ASAP.1996.542808"},{"issue":"1\/2","key":"18_CR15","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1504\/IJES.2006.010170","volume":"2","author":"F Hannig","year":"2006","unstructured":"Hannig, F., Dutta, H., Teich, J.: Mapping a class of dependence algorithms to coarse-grained reconfigurable arrays: architectural parameters and methodology. Int. J. Emb. Syst. 2(1\/2), 114\u2013127 (2006)","journal-title":"Int. J. Emb. Syst."},{"issue":"5","key":"18_CR16","first-page":"300","volume":"50","author":"J Teich","year":"2008","unstructured":"Teich, J.: Invasive Algorithms and Architectures. IT-Inf. Technol. 50(5), 300\u2013310 (2008)","journal-title":"IT-Inf. Technol."}],"container-title":["IFIP Advances in Information and Communication Technology","System Level Design from HW\/SW to Memory for Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-90023-0_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T18:02:59Z","timestamp":1751565779000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-90023-0_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"ISBN":["9783319900223","9783319900230"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-90023-0_18","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2017]]},"assertion":[{"value":"17 April 2018","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"IESS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Embedded Systems Symposium","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Foz do Igua\u00e7u","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Brazil","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2015","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 November 2015","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 November 2015","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"iess2015","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.iess.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}