{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T00:51:27Z","timestamp":1740099087572,"version":"3.37.3"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319920399"},{"type":"electronic","value":"9783319920405"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-92040-5_16","type":"book-chapter","created":{"date-parts":[[2018,5,28]],"date-time":"2018-05-28T07:55:05Z","timestamp":1527494105000},"page":"311-325","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Packetization of Shared-Memory Traces for Message Passing Oriented NoC Simulation"],"prefix":"10.1007","author":[{"given":"Vincenzo","family":"Catania","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Monteleone","family":"Salvatore","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Patti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,5,29]]},"reference":[{"key":"16_CR1","doi-asserted-by":"crossref","unstructured":"Agarwal, N., Krishna, T., Peh, L.S., Jha, N.K.: Garnet: a detailed on-chip network model inside a full-system simulator. In: IEEE International Symposium on Performance Analysis of Systems and Software, 2009, ISPASS 2009, pp. 33\u201342. IEEE (2009)","DOI":"10.1109\/ISPASS.2009.4919636"},{"issue":"1","key":"16_CR2","doi-asserted-by":"publisher","first-page":"382","DOI":"10.1016\/j.asoc.2009.11.029","volume":"11","author":"G Ascia","year":"2011","unstructured":"Ascia, G., Catania, V., Di Nuovo, A.G., Palesi, M., Patti, D.: Performance evaluation of efficient multi-objective evolutionary algorithms for design space exploration of embedded computer systems. Appl. Soft Comput. J. 11(1), 382\u2013398 (2011). \nhttps:\/\/doi.org\/10.1016\/j.asoc.2009.11.029","journal-title":"Appl. Soft Comput. J."},{"issue":"1","key":"16_CR3","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini, L., Micheli, G.D.: Networks on chips: a new SoC paradigm. IEEE Comput. 35(1), 70\u201378 (2002)","journal-title":"IEEE Comput."},{"key":"16_CR4","unstructured":"Bienia, C., Li, K.: PARSEC 2.0: a new benchmark suite for chip-multiprocessors. In: Proceedings of the 5th Annual Workshop on Modeling, Benchmarking and Simulation, June 2009"},{"issue":"2","key":"16_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., Sen, R., Sewell, K., Shoaib, M., Vaish, N., Hill, M.D., Wood, D.A.: The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011). \nhttps:\/\/doi.org\/10.1145\/2024716.2024718","journal-title":"SIGARCH Comput. Archit. News"},{"issue":"1","key":"16_CR6","doi-asserted-by":"publisher","first-page":"4:1","DOI":"10.1145\/2953878","volume":"27","author":"V Catania","year":"2016","unstructured":"Catania, V., Mineo, A., Monteleone, S., Palesi, M., Patti, D.: Cycle-accurate network on chip simulation with noxim. ACM Trans. Model. Comput. Simul. 27(1), 4:1\u20134:25 (2016)","journal-title":"ACM Trans. Model. Comput. Simul."},{"key":"16_CR7","doi-asserted-by":"publisher","unstructured":"Catania, V., Mineo, A., Monteleone, S., Palesi, M., Patti, D.: Improving energy efficiency in wireless network-on-chip architectures. ACM J. Emerg. Technol. Comput. Syst. 14(1) (2017). \nhttps:\/\/doi.org\/10.1145\/3138807","DOI":"10.1145\/3138807"},{"issue":"8","key":"16_CR8","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1016\/j.compeleceng.2014.09.003","volume":"40","author":"V Catania","year":"2014","unstructured":"Catania, V., Mineo, A., Monteleone, S., Patti, D.: Distributed topology discovery in self-assembled nano network-on-chip. Comput. Electr. Eng. 40(8), 292\u2013306 (2014). \nhttps:\/\/doi.org\/10.1016\/j.compeleceng.2014.09.003","journal-title":"Comput. Electr. Eng."},{"key":"16_CR9","doi-asserted-by":"publisher","unstructured":"Hestness, J., Grot, B., Keckler, S.W.: Netrace: dependency-driven trace-based network-on-chip simulation. In: Proceedings of the Third International Workshop on Network on Chip Architectures, NoCArc 2010, pp. 31\u201336. ACM, New York (2010). \nhttps:\/\/doi.org\/10.1145\/1921249.1921258","DOI":"10.1145\/1921249.1921258"},{"key":"16_CR10","doi-asserted-by":"publisher","unstructured":"Huang, Y.S.C., Chang, Y.C., Tsai, T.C., Chang, Y.Y., King, C.T.: Attackboard: a novel dependency-aware traffic generator for exploring NoC design space. In: Proceedings of the 49th Annual Design Automation Conference, DAC 2012, pp. 376\u2013381. ACM, New York (2012). \nhttps:\/\/doi.org\/10.1145\/2228360.2228428","DOI":"10.1145\/2228360.2228428"},{"issue":"5","key":"16_CR11","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1109\/MDT.2005.111","volume":"22","author":"A Ivanov","year":"2005","unstructured":"Ivanov, A., Micheli, G.D.: The network-on-chip paradigm in practice and research. IEEE Des. Test Comput. 22(5), 399\u2013403 (2005)","journal-title":"IEEE Des. Test Comput."},{"issue":"3","key":"16_CR12","doi-asserted-by":"publisher","first-page":"675","DOI":"10.1109\/TVLSI.2013.2251020","volume":"22","author":"N Jafarzadeh","year":"2014","unstructured":"Jafarzadeh, N., Palesi, M., Khademzadeh, A., Afzali-Kusha, A.: Data encoding techniques for reducing energy consumption in network-on-chip. IEEE Trans. Very Large Scale Integr. VLSI Syst. 22(3), 675\u2013685 (2014). \nhttps:\/\/doi.org\/10.1109\/TVLSI.2013.2251020","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"16_CR13","doi-asserted-by":"crossref","unstructured":"Jiang, N., Becker, D.U., Michelogiannakis, G., Balfour, J., Towles, B., Shaw, D.E., Kim, J., Dally, W.J.: A detailed and flexible cycle-accurate network-on-chip simulator. In: 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 86\u201396 (2013)","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"16_CR14","doi-asserted-by":"publisher","unstructured":"Li, R.M., King, C.T., Das, B.: Extending gem5-garnet for efficient and accurate trace-driven NoC simulation. In: Proceedings of the 9th International Workshop on Network on Chip Architectures, NoCArc 2016, pp. 3\u20138. ACM, New York (2016). \nhttps:\/\/doi.org\/10.1145\/2994133.2994140","DOI":"10.1145\/2994133.2994140"},{"key":"16_CR15","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1016\/j.sysarc.2016.10.004","volume":"71","author":"OA Lima de","year":"2016","unstructured":"de Lima, O.A., Fresse, V., Rousseau, F., Sheibanyrad, H.: Synthesis of dependency-aware traffic generators from NoC simulation traces. J. Syst. Archit. 71, 102\u2013113 (2016). \nhttps:\/\/doi.org\/10.1016\/j.sysarc.2016.10.004\n\n. \nhttp:\/\/www.sciencedirect.com\/science\/article\/pii\/S1383762116301813","journal-title":"J. Syst. Archit."},{"key":"16_CR16","unstructured":"Lis, M., Shim, K.S., Cho, M.H., Ren, P., Khan, O., Devadas, S.: Darsim: a parallel cycle-level NoC simulator. In: MoBS 2010-Sixth Annual Workshop on Modeling, Benchmarking and Simulation (2010)"},{"key":"16_CR17","doi-asserted-by":"publisher","unstructured":"Mahadevan, S., Angiolini, F., Storoaard, M., Olsen, R.G., Sparso, J., Madsen, J.: Network traffic generator model for fast network-on-chip simulation. In: Design, Automation and Test in Europe, vol. 2, pp. 780\u2013785, March 2005. \nhttps:\/\/doi.org\/10.1109\/DATE.2005.22","DOI":"10.1109\/DATE.2005.22"},{"key":"16_CR18","doi-asserted-by":"crossref","unstructured":"Miller, J.E., Kasture, H., Kurian, G., Gruenwald, C., Beckmann, N., Celio, C., Eastep, J., Agarwal, A.: Graphite: a distributed parallel simulator for multicores. In: 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA), pp. 1\u201312. IEEE (2010)","DOI":"10.1109\/SBAC-PAD.2010.37"},{"key":"16_CR19","doi-asserted-by":"publisher","unstructured":"Nitta, C., Farrens, M., Macdonald, K., Akella, V.: Inferring packet dependencies to improve trace based simulation of on-chip networks. In: Proceedings of the Fifth ACM\/IEEE International Symposium on Networks-on-Chip, NOCS 2011, pp. 153\u2013160. ACM, New York (2011). \nhttps:\/\/doi.org\/10.1145\/1999946.1999971","DOI":"10.1145\/1999946.1999971"},{"issue":"11","key":"16_CR20","doi-asserted-by":"publisher","first-page":"413","DOI":"10.1049\/iet-cdt.2008.0082","volume":"3","author":"M Palesi","year":"2009","unstructured":"Palesi, M., Kumar, S., Catania, V.: Bandwidth aware routing algorithms for networks-on-chip platforms. IET Comput. Digit. Tech. 3(11), 413\u2013429 (2009)","journal-title":"IET Comput. Digit. Tech."},{"key":"16_CR21","doi-asserted-by":"publisher","unstructured":"Scherrer, A., Fraboulet, A., Risset, T.: Automatic phase detection for stochastic on-chip traffic generation. In: Proceedings of the 4th International Conference on Hardware\/Software Codesign and System Synthesis, CODES+ISSS 2006, pp. 88\u201393. ACM, New York (2006). \nhttps:\/\/doi.org\/10.1145\/1176254.1176277","DOI":"10.1145\/1176254.1176277"},{"key":"16_CR22","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"910","DOI":"10.1007\/978-3-540-85451-7_98","volume-title":"Euro-Par 2008 \u2013 Parallel Processing","author":"R Tornero","year":"2008","unstructured":"Tornero, R., Ordu\u00f1a, J.M., Palesi, M., Duato, J.: A communication-aware topological mapping technique for NoCs. In: Luque, E., Margalef, T., Ben\u00edtez, D. (eds.) Euro-Par 2008. LNCS, vol. 5168, pp. 910\u2013919. Springer, Heidelberg (2008). \nhttps:\/\/doi.org\/10.1007\/978-3-540-85451-7_98"},{"issue":"2","key":"16_CR23","first-page":"151","volume":"18","author":"P Valero-Lara","year":"2017","unstructured":"Valero-Lara, P., Krishnasamy, E., Jansson, J.: Towards HPC-embedded. Case study: Kalray and message-passing on NoC. Scalable Comput. Pract. Exp. 18(2), 151\u2013160 (2017)","journal-title":"Scalable Comput. Pract. Exp."},{"key":"16_CR24","doi-asserted-by":"publisher","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 programs: characterization and methodological considerations. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, ISCA 1995, pp. 24\u201336. ACM, New York (1995). \nhttps:\/\/doi.org\/10.1145\/223982.223990","DOI":"10.1145\/223982.223990"},{"issue":"2","key":"16_CR25","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/MDAT.2016.2630270","volume":"34","author":"A Yazdanbakhsh","year":"2017","unstructured":"Yazdanbakhsh, A., Mahajan, D., Esmaeilzadeh, H., Lotfi-Kamran, P.: AxBench: a multiplatform benchmark suite for approximate computing. IEEE Des. Test 34(2), 60\u201368 (2017)","journal-title":"IEEE Des. Test"},{"key":"16_CR26","doi-asserted-by":"publisher","unstructured":"Zimmer, C., Mueller, F.: NoCMsg: scalable NoC-based message passing. In: 2014 14th IEEE\/ACM International Symposium on Cluster, Cloud and Grid Computing, pp. 186\u2013195, May 2014. \nhttps:\/\/doi.org\/10.1109\/CCGrid.2014.19","DOI":"10.1109\/CCGrid.2014.19"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-92040-5_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,28]],"date-time":"2018-05-28T08:01:30Z","timestamp":1527494490000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-92040-5_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319920399","9783319920405"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-92040-5_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}