{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T14:05:46Z","timestamp":1771509946245,"version":"3.50.1"},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319930817","type":"print"},{"value":"9783319930824","type":"electronic"}],"license":[{"start":{"date-parts":[[2018,7,13]],"date-time":"2018-07-13T00:00:00Z","timestamp":1531440000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-319-93082-4_12","type":"book-chapter","created":{"date-parts":[[2018,7,12]],"date-time":"2018-07-12T10:42:06Z","timestamp":1531392126000},"page":"89-97","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":17,"title":["The Microarchitecture of a Multi-threaded RISC-V Compliant Processing Core Family for IoT End-Nodes"],"prefix":"10.1007","author":[{"given":"Abdallah","family":"Cheikh","sequence":"first","affiliation":[]},{"given":"Gianmarco","family":"Cerutti","sequence":"additional","affiliation":[]},{"given":"Antonio","family":"Mastrandrea","sequence":"additional","affiliation":[]},{"given":"Francesco","family":"Menichelli","sequence":"additional","affiliation":[]},{"given":"Mauro","family":"Olivieri","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,7,13]]},"reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"Malavenda, C.S., Menichelli, F., Olivieri, M.: Delay-tolerant, low-power protocols for large security-critical wireless sensor networks. J. Comput. Netw. Commun. (2012)","DOI":"10.1155\/2012\/863521"},{"key":"12_CR2","doi-asserted-by":"crossref","unstructured":"Malavenda, C.S., Menichelli, F., Olivieri, M.: A regulation-based security evaluation method for data link in wireless sensor network. J. Comput. Netw. Commun. (2014)","DOI":"10.1155\/2014\/591920"},{"key":"12_CR3","doi-asserted-by":"publisher","first-page":"153","DOI":"10.1007\/978-3-319-04370-8_14","volume":"289","author":"CS Malavenda","year":"2014","unstructured":"Malavenda, C.S., Menichelli, F., Olivieri, M.: Wireless and Ad Hoc sensor networks: An industrial example using delay tolerant, low power protocols for security-critical applications. Lect. Notes Electr. Eng. 289, 153\u2013162 (2014)","journal-title":"Lect. Notes Electr. Eng."},{"issue":"2","key":"12_CR4","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1109\/TVLSI.2008.2001940","volume":"17","author":"F Menichelli","year":"2009","unstructured":"Menichelli, F., Olivieri, M.: Static minimization of total energy consumption in memory subsystem for scratchpad-based systems-on-chips. IEEE Trans. Very Large Scale Integr. VLSI Syst. 17(2), 161\u2013171 (2009)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Rossi, D., et al.: PULP: a parallel ultra low power platform for next generation IoT applications. In: 2015 IEEE Hot Chips 27 Symposium (HCS). Cupertino, CA (2015)","DOI":"10.1109\/HOTCHIPS.2015.7477325"},{"key":"12_CR6","unstructured":"Kanter, D.: RISC-V offers simple, modular ISA. The Linley Group MICROPROCESSOR Report (March 2016)"},{"key":"12_CR7","unstructured":"Traber, A., Zaruba, F. Stucki, S., Pullini, A., Haugou, G., Flamand, E., G\u00fcrkaynak, F.K., Benini, L.: PULPino: a small single-core RISC-V SoC. In: 3rd RISC-V Workshop (2016). https:\/\/riscv.org\/wp-content\/uploads\/2016\/01\/Wed1315-PULP-riscv3_noanim . Pdf"},{"key":"12_CR8","unstructured":"Waterman, A., Asanovic, K. (ed.): The RISC-V Instruction Set Manual. User-Level ISA-Document Version 2.2, vol. I, May 2017. https:\/\/riscv.org\/specifications\/"},{"key":"12_CR9","unstructured":"Waterman, A., Asanovic, K., (ed.): The RISC-V Instruction Set Manual. Privileged ISA-Document Version 1.10, vol. II, May 2017. https:\/\/riscv.org\/specifications\/"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"Olivieri, M., Cheikh, A., Cerutti, G., Mastrandrea, A., Menichelli, F.: Investigation on the optimal pipeline organization in RISC-V multi-threaded soft processor cores. In: Submitted to New Generation of Circuits and Systems Conference (NGCAS), IEEE. Genoa, Italy, Sept 2017","DOI":"10.1109\/NGCAS.2017.61"},{"key":"12_CR11","unstructured":"Olivieri, M., Menichelli, F., Mastrandrea, A.: Optimal pipeline stage balancing in the presence of large isolated interconnect delay. Electron. Lett. 53(4), 229\u2013231 (2017)"}],"container-title":["Lecture Notes in Electrical Engineering","Applications in Electronics Pervading Industry, Environment and Society"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-93082-4_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,20]],"date-time":"2019-10-20T14:09:17Z","timestamp":1571580557000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-93082-4_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,13]]},"ISBN":["9783319930817","9783319930824"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-93082-4_12","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"value":"1876-1100","type":"print"},{"value":"1876-1119","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7,13]]}}}