{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,10]],"date-time":"2024-09-10T15:15:37Z","timestamp":1725981337035},"publisher-location":"Cham","reference-count":8,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319936581"},{"type":"electronic","value":"9783319936598"}],"license":[{"start":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T00:00:00Z","timestamp":1529366400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-319-93659-8_46","type":"book-chapter","created":{"date-parts":[[2018,6,18]],"date-time":"2018-06-18T10:00:55Z","timestamp":1529316055000},"page":"518-526","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Light-Weight Fine-Grain Dynamic Partial Reconfiguration on Xilinx FPGAs"],"prefix":"10.1007","author":[{"given":"Kunihiro","family":"Ueda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keisuke","family":"Dohi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuichiro","family":"Shibata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,6,19]]},"reference":[{"key":"46_CR1","doi-asserted-by":"crossref","unstructured":"Heiner, J., Sellers, B., Wirthlin, M., Kalb, J.: FPGA partial reconfiguration via configuration scrubbing. In: Proceedings of the International Conference on Field Programmable Logic and Applications (FPL 2009), pp. 99\u2013104 (2009)","DOI":"10.1109\/FPL.2009.5272543"},{"key":"46_CR2","doi-asserted-by":"crossref","unstructured":"Heron, J.P., Woods, R.F.: Architectural strategies for implementing an image processing algorithm on XC6000 FPGA. In: Proceedings of the International Workshop on Field-Programmable Logic and Applications (FPL 1996). Lecture Notes in Computer Science, vol. 1142, pp. 317\u2013326 (1996)","DOI":"10.1007\/3-540-61730-2_34"},{"key":"46_CR3","doi-asserted-by":"crossref","unstructured":"Hori, Y., Satoh, A., Sakane, H., Toda, K.: Bitstream encryption and authentication with AES-GCM in dynamically reconfigurable systems. In: Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL 2008), pp. 23\u201328 (2008)","DOI":"10.1109\/FPL.2008.4629902"},{"key":"46_CR4","unstructured":"Intel: Partially Reconfiguring a Design on Intel Stratix 10 GX FPGA Development Board, AN-825 (2017). http:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_US\/pdfs\/literature\/an\/an825.pdf"},{"key":"46_CR5","doi-asserted-by":"crossref","unstructured":"Kawai, H., Yamaguchi, Y., Yasunaga, M., Glette, K., Torresen, J.: An adaptive pattern recognition hardware with on-chip shift register-based partial reconfiguration. In: Proceedings of the International Conference on Field-Programmable Technology (FPT 2008), pp. 169\u2013176 (2008)","DOI":"10.1109\/FPT.2008.4762380"},{"key":"46_CR6","doi-asserted-by":"crossref","unstructured":"Shibata, Y., Ling, X.P., Amano, H.: An emulation system of the WASMII: a data driven computer on a virtual hardware. In: Proceedings of the International Workshop on Field-Programmable Logic and Applications (FPL 1996). Lecture Notes in Computer Science, vol. 1142, pp. 55\u201364 (1996)","DOI":"10.1007\/3-540-61730-2_6"},{"key":"46_CR7","doi-asserted-by":"crossref","unstructured":"Wirthlin, M.J., Hutchings, B.L.: Sequencing run-time reconfigured hardware with software. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA 1996), pp. 122\u2013128 (1996)","DOI":"10.1145\/228370.228388"},{"key":"46_CR8","unstructured":"Xilinx: Virtex-5 FPGA Configuration User Guide, UG191 (v3.12) (2017). http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug191.pdf"}],"container-title":["Advances in Intelligent Systems and Computing","Complex, Intelligent, and Software Intensive Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-93659-8_46","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,19]],"date-time":"2019-10-19T12:01:25Z","timestamp":1571486485000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-93659-8_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,19]]},"ISBN":["9783319936581","9783319936598"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-93659-8_46","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2018,6,19]]}}}