{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,5]],"date-time":"2025-07-05T05:40:10Z","timestamp":1751694010606,"version":"3.41.0"},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319936581"},{"type":"electronic","value":"9783319936598"}],"license":[{"start":{"date-parts":[[2018,6,19]],"date-time":"2018-06-19T00:00:00Z","timestamp":1529366400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-319-93659-8_91","type":"book-chapter","created":{"date-parts":[[2018,6,18]],"date-time":"2018-06-18T14:00:55Z","timestamp":1529330455000},"page":"978-987","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Method of Hardware-Trojan Detection Using Design Verification Techniques"],"prefix":"10.1007","author":[{"given":"Yushiro","family":"Hiramoto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Ohtake","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,6,19]]},"reference":[{"issue":"8","key":"91_CR1","doi-asserted-by":"publisher","first-page":"1229","DOI":"10.1109\/JPROC.2014.2334493","volume":"102","author":"S Bhunia","year":"2014","unstructured":"Bhunia, S., Hsiao, M.S., Banga, M., Narasimhan, S.: Hardware Trojan attacks: threat analysis and countermeasures. Proc. IEEE 102(8), 1229\u20131247 (2014)","journal-title":"Proc. IEEE"},{"issue":"1","key":"91_CR2","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1007\/s41635-017-0001-6","volume":"1","author":"B Shakya","year":"2017","unstructured":"Shakya, B., He, T., Salmani, H., Forte, D., Bhunia, S., Tehranipoor, M.: Benchmarking of hardware Trojans and maliciously affected circuits. J. Hardw. Syst. Secur. 1(1), 85\u2013102 (2017)","journal-title":"J. Hardw. Syst. Secur."},{"doi-asserted-by":"crossref","unstructured":"Sturton, C., Hicks, M., Wagner, D., king, S.T.: Defeating UCI: building stealthy and malicious hardware. In: Proceedings of IEEE Symposium on Security & Privacy, pp. 64\u201377, May 2011","key":"91_CR3","DOI":"10.1109\/SP.2011.32"},{"doi-asserted-by":"crossref","unstructured":"Hossain, F.S., Yoneda, T., Inoue, M., Orailoglu, A.: Detecting hardware Trojan without a golden IC through clock-tree defined circuit partitions. In: Proceedings of IEEE European Test Symposium, pp. 1\u20136, May 2017","key":"91_CR4","DOI":"10.1109\/ETS.2017.7968246"},{"doi-asserted-by":"crossref","unstructured":"Jin, Y., Makris, Y.: Hardware Trojan detection using path delay fingerprint. In: Proceedings of IEEE International Workshop on Hardware-Oriented Security and Trust, pp. 51\u201357, June 2008","key":"91_CR5","DOI":"10.1109\/HST.2008.4559049"},{"issue":"10","key":"91_CR6","doi-asserted-by":"publisher","first-page":"1493","DOI":"10.1109\/TCAD.2009.2028166","volume":"28","author":"RS Chakraborty","year":"2009","unstructured":"Chakraborty, R.S., Bhunia, S.: HARPOON: an obfuscation-based SoC design methodology for hardware protection. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(10), 1493\u20131502 (2009)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"91_CR7","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1016\/j.micpro.2015.02.002","volume":"39","author":"SMH Shekarian","year":"2015","unstructured":"Shekarian, S.M.H., Zamani, M.S.: Improving hardware Trojan detection by retiming. Microprocess. Microsyst. 39(3), 145\u2013146 (2015)","journal-title":"Microprocess. Microsyst."},{"doi-asserted-by":"crossref","unstructured":"Cruz, B., Farahmandi, F., Ahmed, A., Mishra, P.: Hardware Trojan detection using ATPG and model checking. In: Proceedings of International Conference on VLSI Design and International Conference on Embedded Systems, pp. 91\u201396, January 2018","key":"91_CR8","DOI":"10.1109\/VLSID.2018.43"},{"key":"91_CR9","volume-title":"VLSI Test Principles and Architectures","author":"L-T Wang","year":"2006","unstructured":"Wang, L.-T., Wu, C.-W., Wen, X.: VLSI Test Principles and Architectures, 1st edn. Morgan Kaufmann, San Francisco (2006)","edition":"1"},{"issue":"1","key":"91_CR10","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1109\/JETCAS.2014.2372431","volume":"5","author":"B Liu","year":"2015","unstructured":"Liu, B., Wang, B.: Reconfiguration-based VLSI design for security. Emerg. Sel. Top. Circuits Syst. 5(1), 98\u2013108 (2015)","journal-title":"Emerg. Sel. Top. Circuits Syst."},{"unstructured":"Trust-Hub (2016). https:\/\/www.trust-hub.org\/","key":"91_CR11"},{"doi-asserted-by":"crossref","unstructured":"Hicks, M., Finnicum, M., King, S.T., Martin, M.M.k., Smith, J.M.: Overcoming an untrusted computing base: detecting and removing malicious hardware automatically. In: Proceedings of IEEE Symposium on Security & Privacy, pp. 159\u2013172, May 2011","key":"91_CR12","DOI":"10.1109\/SP.2010.18"},{"doi-asserted-by":"crossref","unstructured":"Hasegawa, K., Oya, M., Yanagisawa, M., Togawa, N.: Hardware Trojans classification for gate-level netlists based on machine learning. In: Proceedings of IEEE International Symposium on On-Line Testing and Robust System Design, pp. 203\u2013206, October 2016","key":"91_CR13","DOI":"10.1109\/IOLTS.2016.7604700"},{"doi-asserted-by":"crossref","unstructured":"Salmani, H., Tehranipoor, M., Karri, R.: On design vulnerability analysis and trust benchmarks development. In: Proceedings of IEEE International Conference on Computer Design, pp. 471\u2013474, March 2013","key":"91_CR14","DOI":"10.1109\/ICCD.2013.6657085"},{"unstructured":"Defacto Technologies: HiDFT-DIGNOFF User Guide Product Version 4.5\/01.2012 (2012)","key":"91_CR15"}],"container-title":["Advances in Intelligent Systems and Computing","Complex, Intelligent, and Software Intensive Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-93659-8_91","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,5]],"date-time":"2025-07-05T05:17:00Z","timestamp":1751692620000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-93659-8_91"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,19]]},"ISBN":["9783319936581","9783319936598"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-93659-8_91","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2018,6,19]]}}}