{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T00:52:53Z","timestamp":1740099173298,"version":"3.37.3"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319985206"},{"type":"electronic","value":"9783319985213"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-98521-3_7","type":"book-chapter","created":{"date-parts":[[2018,8,28]],"date-time":"2018-08-28T01:37:01Z","timestamp":1535420221000},"page":"96-110","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Trade-Off of Offloading to FPGA in\u00a0OpenMP Task-Based Programming"],"prefix":"10.1007","author":[{"given":"Yutaka","family":"Watanabe","sequence":"first","affiliation":[]},{"given":"Jinpil","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Taisuke","family":"Boku","sequence":"additional","affiliation":[]},{"given":"Mitsuhisa","family":"Sato","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,8,29]]},"reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"Lee, S., Kim, J., Vetter, J.S.: OpenACC to FPGA: a framework for directive-based high-performance reconfigurable computing. In: 2016 IEEE International Parallel and Distributed Processing Symposium, pp. 544\u2013554. IEEE (2016)","DOI":"10.1109\/IPDPS.2016.28"},{"key":"7_CR2","unstructured":"OpenMP. \nhttp:\/\/www.openmp.org\/"},{"key":"7_CR3","unstructured":"The OmpSs Programming Model. \nhttps:\/\/pm.bsc.es\/ompss"},{"key":"7_CR4","unstructured":"OpenCL Overview. \nhttps:\/\/www.khronos.org\/opencl\/"},{"key":"7_CR5","unstructured":"Intel FPGA SDK for OpenCL. \nhttps:\/\/www.altera.com\/products\/design-software\/embedded-software-developers\/opencl\/overview.html"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Zohouri, H.R., Maruyama, N., Smith, A., Matsuda, M., Matsuoka, S.: Evaluating and optimizing OpenCL kernels for high performance computing with FPGAs. In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, p. 35. IEEE Press (2016)","DOI":"10.1109\/SC.2016.34"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Kobayashi, R., Oobata, Y., Fujita, N., Yamaguchi, Y., Boku, T.: OpenCL-ready high speed FPGA network for reconfigurable high performance computing. In: Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region, pp. 192\u2013201. ACM (2018)","DOI":"10.1145\/3149457.3149479"},{"key":"7_CR8","unstructured":"Argobots. \nhttp:\/\/www.argobots.org\/"},{"key":"7_CR9","unstructured":"A10PL4 PCIe FPGA Board. \nhttps:\/\/www.bittware.com\/fpga\/intel\/boards\/a10pl4\/"},{"key":"7_CR10","unstructured":"Arria 10 FPGA. \nhttps:\/\/www.altera.com\/products\/fpga\/arria-series\/arria-10\/overview.html"},{"key":"7_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1007\/978-3-319-65578-9_5","volume-title":"Scaling OpenMP for Exascale Performance and Portability","author":"J Lee","year":"2017","unstructured":"Lee, J., Petrogalli, F., Hunter, G., Sato, M.: Extending OpenMP SIMD support for target specific code and application to ARM SVE. In: de Supinski, B.R., Olivier, S.L., Terboven, C., Chapman, B.M., M\u00fcller, M.S. (eds.) IWOMP 2017. LNCS, vol. 10468, pp. 62\u201374. Springer, Cham (2017). \nhttps:\/\/doi.org\/10.1007\/978-3-319-65578-9_5"},{"key":"7_CR12","unstructured":"Open Accelerator Research Compiler. \nhttp:\/\/ft.ornl.gov\/research\/openarc"},{"key":"7_CR13","doi-asserted-by":"crossref","unstructured":"Filgueras, A., et al.: OmpSs@Zynq all-programmable SoC ecosystem. In: Proceedings of the 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 137\u2013146. ACM (2014)","DOI":"10.1145\/2554688.2554777"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Bosch, J., Filgueras, A., Vidal, M., Jimenez-Gonzalez, D., Alvarez, C., Martorell, X.: Exploiting parallelism on GPUs and FPGAs with OmpSs. In: Proceedings of the 1st Workshop on AutotuniNg and aDaptivity AppRoaches for Energy Efficient HPC Systems, p. 4. ACM (2017)","DOI":"10.1145\/3152821.3152880"},{"key":"7_CR15","unstructured":"Intel FPGA SDK for OpenCL Programming Guide. \nhttps:\/\/www.altera.com\/en_US\/pdfs\/literature\/hb\/opencl-sdk\/aocl_programming_guide.pdf"},{"key":"7_CR16","unstructured":"Intel FPGA SDK for OpenCL Best Practices Guide. \nhttps:\/\/www.altera.com\/en_US\/pdfs\/literature\/hb\/opencl-sdk\/aocl-best-practices-guide.pdf"}],"container-title":["Lecture Notes in Computer Science","Evolving OpenMP for Evolving Architectures"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-98521-3_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,8,28]],"date-time":"2018-08-28T01:41:37Z","timestamp":1535420497000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-98521-3_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319985206","9783319985213"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-98521-3_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}