{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:42:45Z","timestamp":1783788165980,"version":"3.55.0"},"publisher-location":"Cham","reference-count":88,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783319989341","type":"print"},{"value":"9783319989358","type":"electronic"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-98935-8_3","type":"book-chapter","created":{"date-parts":[[2018,12,6]],"date-time":"2018-12-06T16:19:26Z","timestamp":1544113166000},"page":"43-67","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["Approximate Computing and Its Application to Hardware Security"],"prefix":"10.1007","author":[{"given":"Weiqiang","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chongyan","family":"Gu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gang","family":"Qu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M\u00e1ire","family":"O\u2019Neill","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"3_CR1","first-page":"1","volume-title":"Cnvlutin: ineffectual-neuron-free deep neural network computing, in Proceedings of ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA\u201916)","author":"J Albericio","year":"2016","unstructured":"J. Albericio, P. Judd, T. Hetherington, T. Aamodt, N.E. Jerger, A. Moshovos, Cnvlutin: ineffectual-neuron-free deep neural network computing, in Proceedings of ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA\u201916) (IEEE, New York, 2016), pp. 1\u201313"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"H. Almurib, N. Kumar, F. Lombardi, Inexact designs for approximate low power addition by cell replacement, in Proceedings of IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE) (2016), pp. 660\u2013665","DOI":"10.3850\/9783981537079_0042"},{"key":"3_CR3","doi-asserted-by":"publisher","unstructured":"M. Arafin, M. Gao, G. Qu, VOLtA: voltage over-scaling based lightweight authentication for IoT applications, in Proceedings of 22nd Asia and South Pacific Design Automation Conference (ASP-DAC) (2017), pp. 336\u2013341. \n                https:\/\/doi.org\/10.1109\/ASPDAC.2017.7858345","DOI":"10.1109\/ASPDAC.2017.7858345"},{"issue":"8","key":"3_CR4","doi-asserted-by":"publisher","first-page":"1295","DOI":"10.1109\/TCAD.2015.2427259","volume":"34","author":"GT Becker","year":"2015","unstructured":"G.T. Becker, On the pitfalls of using arbiter-PUFs as building blocks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(8), 1295\u20131307 (2015)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"3_CR5","first-page":"535","volume-title":"The gap between promise and reality: on the insecurity of XOR arbiter PUFs, in Proceedings of International Workshop on Cryptographic Hardware and Embedded Systems (CHES\u201915)","author":"GT Becker","year":"2015","unstructured":"G.T. Becker, The gap between promise and reality: on the insecurity of XOR arbiter PUFs, in Proceedings of International Workshop on Cryptographic Hardware and Embedded Systems (CHES\u201915) (Springer, Berlin, 2015), pp. 535\u2013555"},{"key":"3_CR6","unstructured":"V. Camus, J. Schlachter, C. Enz, A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision, in Proceedings of 53rd Annual Design Automation Conference (DAC) (2016), p. 127"},{"key":"3_CR7","unstructured":"T. Cao, W. Liu, C. Wang, X. Cui, F. Lombardi, Design of approximate redundant binary multipliers, in Proceedings of IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH) (2016), pp. 31\u201336. \n                https:\/\/doi.org\/10.1145\/2950067.2950094"},{"key":"3_CR8","unstructured":"L. Chang, Cognitive data-centric systems, in Proceedings of Great Lakes Symposium on VLSI (GLSVLSI) (2017), pp 1\u20131. \n                http:\/\/doi.acm.org\/10.1145\/3060403.3060491"},{"key":"3_CR9","unstructured":"S. Cheemalavagu, P. Korkmaz, K. Palem, B. Akgul, L. Chakrapani, A probabilistic CMOS switch and its realization by exploiting noise, in Proceeding of IFIP International Conference on VLSI (2005), pp. 535\u2013541"},{"key":"3_CR10","unstructured":"W. Chen, J. Wilson, S. Tyree, K. Weinberger, Y. Chen, Compressing neural networks with the hashing trick, in Proceeding of International Conference on Machine Learning (2015), pp. 2285\u20132294"},{"key":"3_CR11","unstructured":"L. Chen, J. Han, W. Liu, F. Lombardi, Design of approximate unsigned integer non-restoring divider for inexact computing, in Proceedings of ACM 25th Edition on Great Lakes Symposium on VLSI (GLSVLSI) (2015), pp. 51\u201356. \n                http:\/\/doi.acm.org\/10.1145\/2742060.2742063"},{"issue":"8","key":"3_CR12","doi-asserted-by":"publisher","first-page":"2522","DOI":"10.1109\/TC.2015.2494005","volume":"65","author":"L Chen","year":"2016","unstructured":"L. Chen, J. Han, W. Liu, F. Lombardi, On the design of approximate restoring dividers for error-tolerant applications. IEEE Trans. Comput. 65(8), 2522\u20132533 (2016). \n                https:\/\/doi.org\/10.1109\/TC.2015.2494005","journal-title":"IEEE Trans. Comput."},{"key":"3_CR13","unstructured":"L. Chen, F. Lombardi, P. Montuschi, J. Han, W. Liu, Design of approximate high-radix dividers by inexact binary signed-digit addition, in Proceedings of Great Lakes Symposium on VLSI (GLSVLSI), New York (2017), pp. 293\u2013298. \n                http:\/\/doi.acm.org\/10.1145\/3060403.3060404"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"V. Chippa, S. Chakradhar, K. Roy, A. Raghunathan, Analysis and characterization of inherent application resilience for approximate computing, in Proceedings of 50th Annual Design Automation Conference (DAC) (2013), p. 113","DOI":"10.1145\/2463209.2488873"},{"key":"3_CR15","unstructured":"M. Courbariaux, Y. Bengio, J.-P. David, Binaryconnect: training deep neural networks with binary weights during propagations, in Advances in Neural Information Processing Systems (2015), pp. 3123\u20133131"},{"key":"3_CR16","unstructured":"M. Courbariaux, I. Hubara, D. Soudry, R. El-Yaniv, Y. Bengio, Binarized neural networks: training deep neural networks with weights and activations constrained to +1 or \u22121 (2016). \n                http:\/\/arxiv.org\/abs\/1602.02830\n                \n              . \n                1602.02830"},{"key":"3_CR17","first-page":"1257","volume-title":"High performance reliable variable latency carry select addition, in Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"K Du","year":"2012","unstructured":"K. Du, P. Varman, K. Mohanram, High performance reliable variable latency carry select addition, in Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE) (IEEE, New York, 2012), pp. 1257\u20131262"},{"issue":"5","key":"3_CR18","doi-asserted-by":"publisher","first-page":"1353","DOI":"10.1109\/TCSI.2015.2403036","volume":"62","author":"D Esposito","year":"2015","unstructured":"D. Esposito, D.D. Caro, E. Napoli, N. Petra, A.G.M. Strollo, Variable latency speculative Han-Carlson adder. IEEE Trans. Circuits Syst. Regul. Pap. 62(5), 1353\u20131361 (2015). \n                https:\/\/doi.org\/10.1109\/TCSI.2015.2403036","journal-title":"IEEE Trans. Circuits Syst. Regul. Pap."},{"issue":"6","key":"3_CR19","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1109\/MC.2017.176","volume":"50","author":"M Gao","year":"2017","unstructured":"M. Gao, Q. Wang, M.T. Arafin, Y. Lyu, G. Qu, Approximate computing for low power and security in the internet of things. Computer 50(6), 27\u201334 (2017). \n                https:\/\/doi.org\/10.1109\/MC.2017.176","journal-title":"Computer"},{"key":"3_CR20","doi-asserted-by":"publisher","unstructured":"R. Gilmore, N. Hanley, M. O\u2019Neill, Neural network based attack on a masked implementation of AES, in Proceedings of IEEE International Symposium on Hardware Oriented Security and Trust (HOST) (2015), pp. 106\u2013111. \n                https:\/\/doi.org\/10.1109\/HST.2015.7140247","DOI":"10.1109\/HST.2015.7140247"},{"key":"3_CR21","first-page":"383","volume-title":"ApproxHadoop: bringing approximations to mapreduce frameworks, in Proceedings of ACM SIGARCH Computer Architecture News,","author":"I Goiri","year":"2015","unstructured":"I. Goiri, R. Bianchini, S. Nagarakatte, T. Nguyen, ApproxHadoop: bringing approximations to mapreduce frameworks, in Proceedings of ACM SIGARCH Computer Architecture News, vol. 43 (ACM, New York, 2015), pp. 383\u2013397"},{"issue":"3","key":"3_CR22","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3053681","volume":"10","author":"Chongyan Gu","year":"2017","unstructured":"C. Gu, N. Hanley, M. O\u2019Neill, Improved reliability of FPGA-based PUF identification generator design. ACM Trans. Reconfig. Technol. Syst. 10(3), 20:1\u201320:23 (2017). \n                http:\/\/doi.acm.org\/10.1145\/3053681","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"key":"3_CR23","unstructured":"J. Guajardo, S.S. Kumar, G.J. Schrijen, P. Tuyls FPGA intrinsic PUFs and their use for IP protection. Vienna (2007)"},{"issue":"1","key":"3_CR24","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","volume":"32","author":"V Gupta","year":"2013","unstructured":"V. Gupta, D. Mohapatra, A. Raghunathan, K. Roy, Low-power digital signal processing using approximate adders. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(1), 124\u2013137 (2013)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"3_CR25","doi-asserted-by":"publisher","unstructured":"J. Han, M. Orshansky, Approximate computing: an emerging paradigm for energy-efficient design, in Proceedings of the 18th IEEE European Test Symposium (ETS) (2013), pp. 1\u20136. \n                https:\/\/doi.org\/10.1109\/ETS.2013.6569370","DOI":"10.1109\/ETS.2013.6569370"},{"key":"3_CR26","unstructured":"S. Han, J. Pool, J. Tran, W. Dally, Learning both weights and connections for efficient neural network, in Proceedings of Advances in Neural Information Processing Systems (2015), pp. 1135\u20131143"},{"key":"3_CR27","doi-asserted-by":"publisher","unstructured":"K. Hasegawa, M. Oya, M. Yanagisawa, N. Togawa, Hardware trojans classification for gate-level netlists based on machine learning, in Proceedings of IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS) (2016), pp. 203\u2013206. \n                https:\/\/doi.org\/10.1109\/IOLTS.2016.7604700","DOI":"10.1109\/IOLTS.2016.7604700"},{"key":"3_CR28","doi-asserted-by":"publisher","unstructured":"K. Hasegawa, M. Yanagisawa, N. Togawa, Hardware trojans classification for gate-level netlists using multi-layer neural networks, in Proceedings of IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS) (2017), pp. 227\u2013232. \n                https:\/\/doi.org\/10.1109\/IOLTS.2017.8046227","DOI":"10.1109\/IOLTS.2017.8046227"},{"key":"3_CR29","first-page":"418","volume-title":"Drum: a dynamic range unbiased multiplier for approximate applications, in Proceedings of IEEE\/ACM International Conference on Computer-Aided Design","author":"S Hashemi","year":"2015","unstructured":"S. Hashemi, R. Bahar, S. Reda, Drum: a dynamic range unbiased multiplier for approximate applications, in Proceedings of IEEE\/ACM International Conference on Computer-Aided Design (IEEE Press, New York, 2015), pp. 418\u2013425"},{"key":"3_CR30","unstructured":"S. Hashemi, R.I. Bahar, S. Reda, A low-power dynamic divider for approximate applications, in Proceedings of 53rd Annual Design Automation Conference (DAC), New York (2016), pp. 105:1\u2013105:6. \n                http:\/\/doi.acm.org\/10.1145\/2897937.2897965"},{"key":"3_CR31","first-page":"249","volume-title":"Intelligent machine homicide, in Proceeding of International Workshop on Constructive Side-Channel Analysis and Secure Design","author":"A Heuser","year":"2012","unstructured":"A. Heuser, M. Zohner, Intelligent machine homicide, in Proceeding of International Workshop on Constructive Side-Channel Analysis and Secure Design (Springer, New York, 2012), pp. 249\u2013264"},{"issue":"12","key":"3_CR32","doi-asserted-by":"publisher","first-page":"1702","DOI":"10.1109\/43.811318","volume":"18","author":"I Hong","year":"1999","unstructured":"I. Hong, D. Kirovski, G. Qu, M. Potkonjak, M.B. Srivastava, Power optimization of variable-voltage core-based systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 18(12), 1702\u20131714 (1999). \n                https:\/\/doi.org\/10.1109\/43.811318","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"4","key":"3_CR33","doi-asserted-by":"publisher","first-page":"293","DOI":"10.1007\/s13389-011-0023-x","volume":"1","author":"Gabriel Hospodar","year":"2011","unstructured":"G. Hospodar, B. Gierlichs, E. De Mulder, I. Verbauwhede, J. Vandewalle, Machine learning in side-channel analysis: a first study. J. Cryptogr. Eng. 1(4), 293 (2011). \n                https:\/\/doi.org\/10.1007\/s13389-011-0023-x","journal-title":"Journal of Cryptographic Engineering"},{"key":"3_CR34","unstructured":"J. Hruska, Nvidia\u2019s CEO declares Moore\u2019s law dead (2017). \n                https:\/\/www.extremetech.com\/computing\/256558-nvidias-ceo-declares-moores-law-dead"},{"key":"3_CR35","first-page":"131","volume-title":"An energy reduction technique for multimedia application with tolerance to deadline misses, in Proceedings of Design Automation Conference","author":"S Hua","year":"2003","unstructured":"S. Hua, G. Qu, S.S. Bhattacharyya, An energy reduction technique for multimedia application with tolerance to deadline misses, in Proceedings of Design Automation Conference (IEEE, New York, 2003), pp. 131\u2013136"},{"issue":"3","key":"3_CR36","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1145\/1275986.1275987","volume":"6","author":"Shaoxiong Hua","year":"2007","unstructured":"S. Hua, G. Qu, S.S. Bhattacharyya, Probabilistic design of multimedia embedded systems. ACM Trans. Embed. Comput. Syst. 6(3) (2007). \n                http:\/\/doi.acm.org\/10.1145\/1275986.1275987","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"3_CR37","doi-asserted-by":"publisher","unstructured":"IEEE Standard for Floating-Point Arithmetic (2008). IEEE Std 754-2008, pp. 1\u201370. \n                https:\/\/doi.org\/10.1109\/IEEESTD.2008.4610935","DOI":"10.1109\/IEEESTD.2008.4610935"},{"key":"3_CR38","doi-asserted-by":"publisher","unstructured":"Y. Ikezaki, Y. Nozaki, M. Yoshikawa, Deep learning attack for physical unclonable function, in 2016 IEEE 5th Global Conference on Consumer Electronics (2016), pp. 1\u20132. \n                https:\/\/doi.org\/10.1109\/GCCE.2016.7800478","DOI":"10.1109\/GCCE.2016.7800478"},{"key":"3_CR39","unstructured":"ITRS 2.0 home page (Last accessed 16 January 2018). \n                http:\/\/www.itrs2.net\/"},{"issue":"8","key":"3_CR40","doi-asserted-by":"publisher","first-page":"2638","DOI":"10.1109\/TC.2015.2493547","volume":"65","author":"H Jiang","year":"2016","unstructured":"H. Jiang, J. Han, F. Qiao, F. Lombardi, Approximate radix-8 booth multipliers for low-power and high-performance operation. IEEE Trans. Comput. 65(8), 2638\u20132644 (2016)","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"3_CR41","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3094124","volume":"13","author":"Honglan Jiang","year":"2017","unstructured":"H. Jiang, C. Liu, L. Liu, F. Lombardi, J. Han, A review, classification, and comparative evaluation of approximate arithmetic circuits. Emerg. Technol. Comput. Syst. 13(4), 60:1\u201360:34 (2017). \n                http:\/\/doi.acm.org\/10.1145\/3094124","journal-title":"ACM Journal on Emerging Technologies in Computing Systems"},{"key":"3_CR42","first-page":"1","volume-title":"In-datacenter performance analysis of a tensor processing unit, in Proceeding of 44th Annual International Symposium on Computer Architecture","author":"N Jouppi","year":"2017","unstructured":"N. Jouppi, C. Young, N. Patil, D. Patterson, G. Agrawal, R. Bajwa, S. Bates, S. Bhatia, N. Boden, A. Borchers, In-datacenter performance analysis of a tensor processing unit, in Proceeding of 44th Annual International Symposium on Computer Architecture (ACM, New York, 2017), pp. 1\u201312"},{"key":"3_CR43","doi-asserted-by":"crossref","unstructured":"A.B. Kahng, S. Kang, Accuracy-configurable adder for approximate arithmetic designs, in Proceedings of 49th Annual Design Automation Conference (DAC) (2012), pp. 820\u2013825","DOI":"10.1145\/2228360.2228509"},{"key":"3_CR44","first-page":"130","volume-title":"An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems, in Proceedings of the International Conference on Computer-Aided Design","author":"Y Kim","year":"2013","unstructured":"Y. Kim, Y. Zhang, P. Li, An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems, in Proceedings of the International Conference on Computer-Aided Design (IEEE Press, New York, 2013), pp. 130\u2013137"},{"issue":"5","key":"3_CR45","doi-asserted-by":"publisher","first-page":"404","DOI":"10.1109\/TCSII.2009.2019334","volume":"56","author":"SR Kuang","year":"2009","unstructured":"S.R. Kuang, J.P. Wang, C.Y. Guo, Modified booth multipliers with a regular partial product array. IEEE Trans. Circuits Syst. Express Briefs 56(5), 404\u2013408 (2009). \n                https:\/\/doi.org\/10.1109\/TCSII.2009.2019334","journal-title":"IEEE Trans. Circuits Syst. Express Briefs"},{"key":"3_CR46","doi-asserted-by":"crossref","unstructured":"P. Kulkarni, P. Gupta, M. Ercegovac, Trading accuracy for power with an underdesigned multiplier architecture, in Proceedings of 24th IEEE International Conference on VLSI Design (2011), pp. 346\u2013351","DOI":"10.1109\/VLSID.2011.51"},{"key":"3_CR47","doi-asserted-by":"publisher","unstructured":"A. Kulkarni, Y. Pino, T. Mohsenin, SVM-based real-time hardware trojan detection for many-core platform, in Proceedings of 17th International Symposium on Quality Electronic Design (ISQED) (2016), pp. 362\u2013367. \n                https:\/\/doi.org\/10.1109\/ISQED.2016.7479228","DOI":"10.1109\/ISQED.2016.7479228"},{"key":"3_CR48","first-page":"1","volume-title":"Low-power high-speed multiplier for error-tolerant application, in Proceedings of IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)","author":"K Kyaw","year":"2010","unstructured":"K. Kyaw, W. Goh, K. Yeo, Low-power high-speed multiplier for error-tolerant application, in Proceedings of IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC) (IEEE, New York, 2010), pp. 1\u20134"},{"issue":"2","key":"3_CR49","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1007\/s13389-014-0089-3","volume":"5","author":"L Lerman","year":"2015","unstructured":"L. Lerman, G. Bontempi, O. Markowitch, A machine learning approach against a masked aes. J. Cryptogr. Eng. 5(2), 123\u2013139 (2015). \n                https:\/\/doi.org\/10.1007\/s13389-014-0089-3","journal-title":"J. Cryptogr. Eng."},{"issue":"4","key":"3_CR50","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1007\/s13389-017-0162-9","volume":"8","author":"Liran Lerman","year":"2017","unstructured":"L. Lerman, R. Poussier, O. Markowitch, F.X. Standaert, Template attacks versus machine learning revisited and the curse of dimensionality in side-channel analysis: extended version. J. Cryptogr. Eng. (2017). \n                https:\/\/doi.org\/10.1007\/s13389-017-0162-9","journal-title":"Journal of Cryptographic Engineering"},{"issue":"1","key":"3_CR51","doi-asserted-by":"publisher","first-page":"308","DOI":"10.1109\/TC.2015.2417549","volume":"65","author":"W Liu","year":"2016","unstructured":"W. Liu, L. Chen, C. Wang, M. O\u2019Neill, F. Lombardi, Design and analysis of inexact floating-point adders. IEEE Trans. Comput. 65(1), 308\u2013314 (2016). \n                https:\/\/doi.org\/10.1109\/TC.2015.2417549","journal-title":"IEEE Trans. Comput."},{"issue":"8","key":"3_CR52","doi-asserted-by":"publisher","first-page":"1435","DOI":"10.1109\/TC.2017.2672976","volume":"66","author":"W Liu","year":"2017","unstructured":"W. Liu, L. Qian, C. Wang, H. Jiang, J. Han, F. Lombardi, Design of approximate radix-4 booth multipliers for error-tolerant computing. IEEE Trans. Comput. 66(8), 1435\u20131441 (2017). \n                https:\/\/doi.org\/10.1109\/TC.2017.2672976","journal-title":"IEEE Trans. Comput."},{"issue":"9","key":"3_CR53","doi-asserted-by":"publisher","first-page":"2856","DOI":"10.1109\/TCSI.2018.2792902","volume":"65","author":"W Liu","year":"2018","unstructured":"W. Liu, J. Xu, D. Wang, C. Wang, P. Montuschi, F. Lombardi, Design and evaluation of approximate logarithmic multipliers for low power error-tolerant applications. IEEE Trans. Circuits Syst. Regul. Pap. 65(9), 2856\u20132868 (2018)","journal-title":"IEEE Trans. Circuits Syst. Regul. Pap."},{"issue":"3","key":"3_CR54","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1109\/MC.2004.1274006","volume":"37","author":"SL Lu","year":"2004","unstructured":"S.L. Lu, Speeding up processing with approximation circuits. Computer 37(3), 67\u201373 (2004)","journal-title":"Computer"},{"key":"3_CR55","first-page":"1","volume-title":"Scalable and modularized RTL compilation of convolutional neural networks onto FPGA, in Proceedings of 26th International Conference on Field Programmable Logic and Applications (FPL)","author":"Y Ma","year":"2016","unstructured":"Y. Ma, N. Suda, Y. Cao, J. Seo, S. Vrudhula, Scalable and modularized RTL compilation of convolutional neural networks onto FPGA, in Proceedings of 26th International Conference on Field Programmable Logic and Applications (FPL) (IEEE, New York, 2016), pp. 1\u20138"},{"key":"3_CR56","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/978-3-319-49445-6_1","volume-title":"Breaking cryptographic implementations using deep learning techniques, in Proceedings of International Conference on Security, Privacy, and Applied Cryptography Engineering","author":"H Maghrebi","year":"2016","unstructured":"H. Maghrebi, T. Portigliatti, E. Prouff, Breaking cryptographic implementations using deep learning techniques, in Proceedings of International Conference on Security, Privacy, and Applied Cryptography Engineering (Springer, Berlin, 2016), pp. 3\u201326"},{"issue":"4","key":"3_CR57","doi-asserted-by":"publisher","first-page":"850","DOI":"10.1109\/TCSI.2009.2027626","volume":"57","author":"H Mahdiani","year":"2010","unstructured":"H. Mahdiani, A. Ahmadi, S. Fakhraie, C. Lucas, Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Trans. Circuits Syst. Regul. Pap. 57(4), 850\u2013862 (2010)","journal-title":"IEEE Trans. Circuits Syst. Regul. Pap."},{"issue":"4","key":"3_CR58","doi-asserted-by":"publisher","first-page":"512","DOI":"10.1109\/TEC.1962.5219391","volume":"EC-11","author":"J Mitchell","year":"1962","unstructured":"J. Mitchell, Computer multiplication and division using binary logarithms. IRE Trans. Electron. Comput. EC-11(4), 512\u2013517 (1962)","journal-title":"IRE Trans. Electron. Comput."},{"issue":"8","key":"3_CR59","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1145\/1978542.1978559","volume":"54","author":"D Modha","year":"2011","unstructured":"D. Modha, R. Ananthanarayanan, S. Esser, A. Ndirango, A. Sherbondy, R. Singh, Cognitive computing. Commun. ACM 54(8), 62\u201371 (2011)","journal-title":"Commun. ACM"},{"key":"3_CR60","first-page":"1","volume-title":"Design of voltage-scalable meta-functions for approximate computing, in Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"D Mohapatra","year":"2011","unstructured":"D. Mohapatra, V. Chippa, A. Raghunathan, K. Roy, Design of voltage-scalable meta-functions for approximate computing, in Proceedings of Design, Automation & Test in Europe Conference & Exhibition (DATE) (IEEE, New York, 2011), pp. 1\u20136"},{"issue":"4","key":"3_CR61","doi-asserted-by":"publisher","first-page":"984","DOI":"10.1109\/TC.2014.2308214","volume":"64","author":"A Momeni","year":"2015","unstructured":"A. Momeni, J. Han, P. Montuschi, F. Lombardi, Design and analysis of approximate compressors for multiplication. IEEE Trans. Comput. 64(4), 984\u2013994 (2015)","journal-title":"IEEE Trans. Comput."},{"key":"3_CR62","unstructured":"A. Nordrum, Popular internet of things forecast of 50 billion devices by 2020 is outdated (2016). \n                https:\/\/spectrum.ieee.org\/tech-talk\/telecom\/internet\/popular-internet-of-things-forecast-of-50-\/billion-devices-by-2020-is-outdated"},{"issue":"5","key":"3_CR63","doi-asserted-by":"publisher","first-page":"301","DOI":"10.1049\/ip-cdt:19960704","volume":"143","author":"S Nowick","year":"1996","unstructured":"S. Nowick, Design of a low-latency asynchronous adder using speculative completion. IEEE Proc. Comput. Digital Technol. 143(5), 301\u2013307 (1996)","journal-title":"IEEE Proc. Comput. Digital Technol."},{"key":"3_CR64","volume-title":"Computer Arithmetic: Algorithms and Hardware Designs","author":"B Parhami","year":"2000","unstructured":"B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs (Oxford University Press, Oxford, 2000)"},{"key":"3_CR65","unstructured":"C. Peter, ARM\u2019s lead engineer discusses inexact processing EE Times (2013). \n                https:\/\/www.eetimes.com\/author.asp?section_id=36&doc_id=1318829"},{"key":"3_CR66","doi-asserted-by":"publisher","unstructured":"G. Qu, L. Yuan, Design things for the internet of things: an eda perspective, in 2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) (2014), pp. 411\u2013416. \n                https:\/\/doi.org\/10.1109\/ICCAD.2014.7001384","DOI":"10.1109\/ICCAD.2014.7001384"},{"key":"3_CR67","doi-asserted-by":"crossref","unstructured":"J. Rajendran, Y. Pino, O. Sinanoglu, R. Karri, Security analysis of logic obfuscation, in Proceedings of Design Automation Conference (DAC) (2012), pp. 83\u201389. \n                https:\/\/doi.org\/10.1145\/2228360.2228377","DOI":"10.1145\/2228360.2228377"},{"key":"3_CR68","unstructured":"U. R\u00fchrmair, F. Sehnke, J. S\u00f6lter, G. Dror, S. Devadas, J. Schmidhuber, Modeling attacks on physical unclonable functions, in Proceedings of 17th ACM Conference on Computer and Communications Security(CCS\u201910), Chicago (2010), pp. 237\u2013249"},{"issue":"11","key":"3_CR69","doi-asserted-by":"publisher","first-page":"1876","DOI":"10.1109\/TIFS.2013.2279798","volume":"8","author":"U R\u00fchrmair","year":"2013","unstructured":"U. R\u00fchrmair, J. S\u00f6lter, F. Sehnke, X. Xu, A. Mahmoud, V. Stoyanova, G. Dror, J. Schmidhuber, W. Burleson, S. Devadas, PUF modeling attacks on simulated and silicon data. IEEE Trans. Inf. Forensics Secur. 8(11), 1876\u20131891 (2013)","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"3_CR70","unstructured":"M. Samadi, S. Mahlke, CPU-GPU collaboration for output quality monitoring, in Proceedings of 1st Workshop on Approximate Computing Across the System Stack (2014), pp. 1\u20133"},{"key":"3_CR71","doi-asserted-by":"crossref","unstructured":"M. Shafique, W. Ahmad, R. Hafiz, J. Henkel, A low latency generic accuracy configurable adder, in Proceedings of 52nd Design Automation Conference (DAC) (2015), pp 1\u20136. \n                https:\/\/doi.org\/10.1145\/2744769.2744778","DOI":"10.1145\/2744769.2744778"},{"key":"3_CR72","unstructured":"T. Simonite, (Last accessed 12 January 2018) This chip is hardwired to make mistakes but could help computers understand the world. \n                https:\/\/www.technologyreview.com\/s\/601263\/why-a-chip-thats-bad-at-math-can-help-computers\/-tackle-harder-problems\/"},{"issue":"12","key":"3_CR73","doi-asserted-by":"publisher","first-page":"2295","DOI":"10.1109\/JPROC.2017.2761740","volume":"105","author":"V Sze","year":"2017","unstructured":"V. Sze, Y. Chen, T. Yang, J. Emer, Efficient processing of deep neural networks: a tutorial and survey. Proc. IEEE 105(12), 2295\u20132329 (2017). \n                https:\/\/doi.org\/10.1109\/JPROC.2017.2761740","journal-title":"Proc. IEEE"},{"key":"3_CR74","unstructured":"Y. Tian, Q. Zhang, T. Wang, F. Yuan, Q. Xu, ApproxMA: approximate memory access for dynamic precision scaling, in Proceedings of 25th Edition on Great Lakes Symposium on VLSI (GLSVLSI) (2015), pp. 337\u2013342. \n                http:\/\/doi.acm.org\/10.1145\/2742060.2743759"},{"key":"3_CR75","first-page":"17","volume-title":"On the scaling of machine learning attacks on PUFs with application to noise bifurcation, in Proceedings of International Workshop on Radio Frequency Identification: Security and Privacy Issues","author":"J Tobisch","year":"2015","unstructured":"J. Tobisch, G.T. Becker, On the scaling of machine learning attacks on PUFs with application to noise bifurcation, in Proceedings of International Workshop on Radio Frequency Identification: Security and Privacy Issues (Springer, Berlin, 2015), pp. 17\u201331"},{"key":"3_CR76","unstructured":"TrustHub (Last accessed 12 January 2018) Trusthub.org. \n                http:\/\/trust-hub.org\/"},{"key":"3_CR77","unstructured":"S. Venkataramani, S.T. Chakradhar, K. Roy, A. Raghunathan, Approximate computing and the quest for computing efficiency, in Proceedings of 52nd Annual Design Automation Conference (DAC) (2015), pp. 120:1\u2013120:6. \n                http:\/\/doi.acm.org\/10.1145\/2744769.2751163"},{"key":"3_CR78","doi-asserted-by":"crossref","unstructured":"A. Verma, P. Brisk, P. Ienne, Variable latency speculative addition: a new paradigm for arithmetic circuit design, in Proceedings of the Conference on Design, Automation and Test in Europe (DATE), pp. 1250\u20131255 (2008)","DOI":"10.1145\/1403375.1403679"},{"issue":"18","key":"3_CR79","doi-asserted-by":"publisher","first-page":"20170682","DOI":"10.1587\/elex.14.20170682","volume":"14","author":"Xin Xie","year":"2017","unstructured":"X. Xie, Y. Sun, H. Chen, Y. Ding, Hardware trojans classification based on controllability and observability in gate-level netlist. IEICE Electronics Express (2017). \n                https:\/\/doi.org\/10.1587\/elex.14.20170682","journal-title":"IEICE Electronics Express"},{"issue":"1","key":"3_CR80","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MDAT.2015.2505723","volume":"33","author":"Q Xu","year":"2016","unstructured":"Q. Xu, T. Mytkowicz, N. Kim Approximate computing: a survey. IEEE Design Test 33(1), 8\u201322 (2016). \n                https:\/\/doi.org\/10.1109\/MDAT.2015.2505723","journal-title":"IEEE Design Test"},{"key":"3_CR81","first-page":"690","volume-title":"Approximate XOR\/XNOR-based adders for inexact computing, in Proceedings of 13th IEEE Conference on Nanotechnology (IEEE-NANO)","author":"Z Yang","year":"2013","unstructured":"Z. Yang, A. Jain, J. Liang, J. Han, F. Lombardi, Approximate XOR\/XNOR-based adders for inexact computing, in Proceedings of 13th IEEE Conference on Nanotechnology (IEEE-NANO) (IEEE, New York, 2013), pp 690\u2013693"},{"issue":"2","key":"3_CR82","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/MDAT.2016.2630270","volume":"34","author":"A Yazdanbakhsh","year":"2017","unstructured":"A. Yazdanbakhsh, D. Mahajan, H. Esmaeilzadeh, P. Lotfi-Kamran AxBench: a multiplatform benchmark suite for approximate computing. IEEE Design Test 34(2), 60\u201368 (2017). \n                https:\/\/doi.org\/10.1109\/MDAT.2016.2630270","journal-title":"IEEE Design Test"},{"key":"3_CR83","first-page":"48","volume-title":"On reconfiguration-oriented approximate adder design and its application, in Proceedings of IEEE International Conference on Computer-Aided Design","author":"R Ye","year":"2013","unstructured":"R. Ye, T. Wang, F. Yuan, R. Kumar, Q. Xu, On reconfiguration-oriented approximate adder design and its application, in Proceedings of IEEE International Conference on Computer-Aided Design (IEEE Press, New York, 2013), pp. 48\u201354"},{"issue":"7","key":"3_CR84","doi-asserted-by":"publisher","first-page":"692","DOI":"10.1109\/12.863039","volume":"49","author":"WC Yeh","year":"2000","unstructured":"W.C. Yeh, C.W. Jen, High-speed booth encoded parallel multiplier design. IEEE Trans. Comput. 49(7), 692\u2013701 (2000). \n                https:\/\/doi.org\/10.1109\/12.863039","journal-title":"IEEE Trans. Comput."},{"key":"3_CR85","first-page":"394","volume-title":"The art of deception: adaptive precision reduction for area efficient physics acceleration, in Proceedings of 40th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"T Yeh","year":"2007","unstructured":"T. Yeh, P. Faloutsos, M. Ercegovac, S. Patel, G. Reinman, The art of deception: adaptive precision reduction for area efficient physics acceleration, in Proceedings of 40th Annual IEEE\/ACM International Symposium on Microarchitecture (IEEE, New York, 2007), pp. 394\u2013406"},{"key":"3_CR86","first-page":"229","volume-title":"Approximate multiplier architectures through partial product perforation: power-area tradeoffs analysis, in Proceedings of 25th Edition on Great Lakes Symposium on VLSI (GLSVLSI)","author":"G Zervakis","year":"2015","unstructured":"G. Zervakis, K. Tsoumanis, S. Xydis, N. Axelos, K. Pekmestzi, Approximate multiplier architectures through partial product perforation: power-area tradeoffs analysis, in Proceedings of 25th Edition on Great Lakes Symposium on VLSI (GLSVLSI) (ACM, New York, 2015), pp. 229\u2013232"},{"key":"3_CR87","unstructured":"A. Zhou, A. Yao, Y. Guo, L. Xu, Y. Chen, Incremental network quantization: towards lossless CNNs with low-precision weights. CoRR abs\/1702.03044 (2017). \n                http:\/\/arxiv.org\/abs\/1702.03044\n                \n              . \n                http:\/\/1702.03044"},{"key":"3_CR88","first-page":"69","volume-title":"An enhanced low-power high-speed adder for error-tolerant application, in Proceedings of 12th IEEE International Symposium on Integrated Circuits","author":"N Zhu","year":"2009","unstructured":"N. Zhu, W.L. Goh, K.S. Yeo, An enhanced low-power high-speed adder for error-tolerant application, in Proceedings of 12th IEEE International Symposium on Integrated Circuits (IEEE, New York, 2009), pp. 69\u201372"}],"container-title":["Cyber-Physical Systems Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-98935-8_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,12]],"date-time":"2019-02-12T17:07:56Z","timestamp":1549991276000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-98935-8_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319989341","9783319989358"],"references-count":88,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-98935-8_3","relation":{},"subject":[],"published":{"date-parts":[[2018]]}}}