{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:47:53Z","timestamp":1765356473537},"publisher-location":"Cham","reference-count":32,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319993218"},{"type":"electronic","value":"9783319993225"}],"license":[{"start":{"date-parts":[[2018,12,6]],"date-time":"2018-12-06T00:00:00Z","timestamp":1544054400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-319-99322-5_6","type":"book-chapter","created":{"date-parts":[[2018,12,5]],"date-time":"2018-12-05T12:56:24Z","timestamp":1544014584000},"page":"123-140","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Automatic Synthesis Techniques for Approximate Circuits"],"prefix":"10.1007","author":[{"given":"Ashish","family":"Ranjan","sequence":"first","affiliation":[]},{"given":"Swagath","family":"Venkataramani","sequence":"additional","affiliation":[]},{"given":"Shubham","family":"Jain","sequence":"additional","affiliation":[]},{"given":"Younghoon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Shankar Ganesh","family":"Ramasubramanian","sequence":"additional","affiliation":[]},{"given":"Arnab","family":"Raha","sequence":"additional","affiliation":[]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,12,6]]},"reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Chippa V, Raghunathan A, Roy K, Chakradhar S (2011) Dynamic effort scaling: managing the quality-efficiency tradeoff. In: 2011 48th ACM\/EDAC\/IEEE design automation conference (DAC), pp 603\u2013608","DOI":"10.1145\/2024724.2024863"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Chippa V, Chakradhar S, Roy K, Raghunathan A (2013) Analysis and characterization of inherent application resilience for approximate computing. In: 2013 50th ACM\/EDAC\/IEEE design automation conference (DAC), pp 1\u20139","DOI":"10.1145\/2463209.2488873"},{"key":"6_CR3","doi-asserted-by":"publisher","unstructured":"Chippa V, Venkataramani S, Chakradhar S, Roy K, Raghunathan A (2013) Approximate computing: an integrated hardware approach. In: 2013 Asilomar conference on signals, systems and computers, pp 111\u2013117. https:\/\/doi.org\/10.1109\/ACSSC.2013.6810241","DOI":"10.1109\/ACSSC.2013.6810241"},{"key":"6_CR4","volume-title":"Model checking","author":"E Clarke","year":"1999","unstructured":"Clarke E, Grumberg O, Peled D (1999) Model checking. MIT Press, Cambridge"},{"key":"6_CR5","doi-asserted-by":"publisher","unstructured":"Gupta V, Mohapatra D, Park SP, Raghunathan A, Roy K (2011) Impact: imprecise adders for low-power approximate computing. In: 2011 international symposium on low power electronics and design (ISLPED), pp 409\u2013414. https:\/\/doi.org\/10.1109\/ISLPED.2011.5993675","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Hanif MA, Hafiz R, Hasan O, Shafique M (2017) Quad: design and analysis of quality-area optimal low-latency approximate adders. In: 2017 54th ACM\/EDAC\/IEEE design automation conference (DAC), pp 1\u20136. https:\/\/doi.org\/10.1145\/3061639.3062306","DOI":"10.1145\/3061639.3062306"},{"key":"6_CR7","doi-asserted-by":"publisher","unstructured":"Hashemi S, Bahar RI, Reda S (2015) Drum: a dynamic range unbiased multiplier for approximate applications. In: 2015 IEEE\/ACM international conference on computer-aided design (ICCAD), pp 418\u2013425. https:\/\/doi.org\/10.1109\/ICCAD.2015.7372600","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Hegde R, Shanbhag N (1999) Energy-efficient signal processing via algorithmic noise-tolerance. In: 1999 international symposium on low power electronics and design, 1999. Proceedings, pp 30\u201335","DOI":"10.1145\/313817.313834"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Imani M, Peroni D, Rosing T (2017) Cfpu: configurable floating point multiplier for energy-efficient computing. In: 2017 54th ACM\/EDAC\/IEEE design automation conference (DAC), pp 1\u20136. https:\/\/doi.org\/10.1145\/3061639.3062210","DOI":"10.1145\/3061639.3062210"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Jain S, Venkataramani S, Raghunathan A (2016) Approximation through logic isolation for the design of quality configurable circuits. In: 2016 design, automation test in Europe conference exhibition (DATE), pp 612\u2013617","DOI":"10.3850\/9783981537079_0416"},{"issue":"8","key":"6_CR11","doi-asserted-by":"publisher","first-page":"2638","DOI":"10.1109\/TC.2015.2493547","volume":"65","author":"H Jiang","year":"2016","unstructured":"Jiang H, Han J, Qiao F, Lombardi F (2016) Approximate radix-8 booth multipliers for low-power and high-performance operation. IEEE Trans Comput 65(8):2638\u20132644. https:\/\/doi.org\/10.1109\/TC.2015.2493547","journal-title":"IEEE Trans Comput"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"Kahng A, Kang S (2012) Accuracy-configurable adder for approximate arithmetic designs. In: 2012 49th ACM\/EDAC\/IEEE design automation conference (DAC), pp 820\u2013825","DOI":"10.1145\/2228360.2228509"},{"key":"6_CR13","doi-asserted-by":"crossref","unstructured":"Kim Y, Venkataramani S, Roy K, Raghunathan A (2016) Designing approximate circuits using clock overgating. In: 2016 53nd ACM\/EDAC\/IEEE design automation conference (DAC), pp 1\u20136. https:\/\/doi.org\/10.1145\/2897937.2898005","DOI":"10.1145\/2897937.2898005"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Krause PK, Polian I (2011) Adaptive voltage over-scaling for resilient applications. In: Proc. DATE, pp 1\u20136","DOI":"10.1109\/DATE.2011.5763153"},{"key":"6_CR15","doi-asserted-by":"publisher","unstructured":"Kulkarni P, Gupta P, Ercegovac M (2011) Trading accuracy for power with an underdesigned multiplier architecture. In: 2011 24th international conference on VLSI design (VLSI design), pp 346\u2013351. https:\/\/doi.org\/10.1109\/VLSID.2011.51","DOI":"10.1109\/VLSID.2011.51"},{"issue":"2s","key":"6_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2465787.2465795","volume":"12","author":"Avinash Lingamneni","year":"2013","unstructured":"Lingamneni A, Enz C, Palem K, Piguet C (2013) Synthesizing parsimonious inexact circuits through probabilistic design techniques. ACM Trans Embed Comput Syst 12(2s):93:1\u201393:26. https:\/\/doi.org\/10.1145\/2465787.2465795","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"6_CR17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-0931-7","volume-title":"The temporal logic of reactive and concurrent systems","author":"Z Manna","year":"1992","unstructured":"Manna Z, Pnueli A (1992) The temporal logic of reactive and concurrent systems. Springer, New York"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"Miao J, He K, Gerstlauer A, Orshansky M (2012) Modeling and synthesis of quality-energy optimal approximate adders. In: 2012 IEEE\/ACM international conference on computer-aided design (ICCAD), pp 728\u2013735","DOI":"10.1145\/2429384.2429542"},{"key":"6_CR19","doi-asserted-by":"publisher","unstructured":"Mohapatra D, Chippa V, Raghunathan A, Roy K (2011) Design of voltage-scalable meta-functions for approximate computing. In: Design, automation test in Europe conference exhibition (DATE), 2011, pp 1\u20136. https:\/\/doi.org\/10.1109\/DATE.2011.5763154","DOI":"10.1109\/DATE.2011.5763154"},{"issue":"8","key":"6_CR20","doi-asserted-by":"publisher","first-page":"685","DOI":"10.1109\/TCSII.2007.896937","volume":"54","author":"N Olivieri","year":"2007","unstructured":"Olivieri N, Pappalardo F, Smorfa S, Visalli G (2007) Analysis and implementation of a novel leading zero anticipation algorithm for floating-point arithmetic units. IEEE Trans Circuits Syst II: Express Briefs 54(8):685\u2013689. https:\/\/doi.org\/10.1109\/TCSII.2007.896937","journal-title":"IEEE Trans Circuits Syst II: Express Briefs"},{"key":"6_CR21","doi-asserted-by":"publisher","unstructured":"Qian L, Wang C, Liu W, Lombardi F, Han J (2016) Design and evaluation of an approximate Wallace-Booth multiplier. In: 2016 IEEE international symposium on circuits and systems (ISCAS), pp 1974\u20131977. https:\/\/doi.org\/10.1109\/ISCAS.2016.7538962","DOI":"10.1109\/ISCAS.2016.7538962"},{"key":"6_CR22","doi-asserted-by":"publisher","unstructured":"Ranjan A, Raha A, Venkataramani S, Roy K, Raghunathan A (2014) Aslan: synthesis of approximate sequential circuits. In: 2014 design, automation test in Europe conference exhibition (DATE), pp 1\u20136. https:\/\/doi.org\/10.7873\/DATE.2014.377","DOI":"10.7873\/DATE.2014.377"},{"key":"6_CR23","doi-asserted-by":"crossref","unstructured":"Shafique M, Ahmad W, Hafiz R, Henkel J (2015) A low latency generic accuracy configurable adder. In: 2015 52nd ACM\/EDAC\/IEEE design automation conference (DAC), pp 1\u20136. https:\/\/doi.org\/10.1145\/2744769.2744778","DOI":"10.1145\/2744769.2744778"},{"key":"6_CR24","doi-asserted-by":"publisher","unstructured":"Shin D, Gupta SK (2008) A re-design technique for datapath modules in error tolerant applications. In: 2008 17th Asian test symposium, pp 431\u2013437. https:\/\/doi.org\/10.1109\/ATS.2008.75","DOI":"10.1109\/ATS.2008.75"},{"key":"6_CR25","doi-asserted-by":"publisher","unstructured":"Shin D, Gupta S (2010) Approximate logic synthesis for error tolerant applications. In: Design, automation test in Europe conference exhibition (DATE), 2010, pp 957\u2013960. https:\/\/doi.org\/10.1109\/DATE.2010.5456913","DOI":"10.1109\/DATE.2010.5456913"},{"key":"6_CR26","doi-asserted-by":"publisher","unstructured":"Shin D, Gupta SK (2011) A new circuit simplification method for error tolerant applications. In: 2011 design, automation test in Europe, pp 1\u20136. https:\/\/doi.org\/10.1109\/DATE.2011.5763248","DOI":"10.1109\/DATE.2011.5763248"},{"key":"6_CR27","doi-asserted-by":"crossref","first-page":"796","DOI":"10.1145\/2228360.2228504","volume-title":"Proceedings of the 49th annual design automation conference","author":"S Venkataramani","year":"2012","unstructured":"Venkataramani S, Sabne A, Kozhikkottu V, Roy K, Raghunathan A (2012) Salsa: systematic logic synthesis of approximate circuits. In: Proceedings of the 49th annual design automation conference. ACM, New York, pp 796\u2013801. https:\/\/doi.org\/10.1145\/2228360.2228504"},{"key":"6_CR28","first-page":"1","volume-title":"Proceedings of the 46th annual IEEE\/ACM international symposium on microarchitecture","author":"S Venkataramani","year":"2013","unstructured":"Venkataramani S, Chippa V, Chakradhar S, Roy K, Raghunathan A (2013) Quality programmable vector processors for approximate computing. In: Proceedings of the 46th annual IEEE\/ACM international symposium on microarchitecture. ACM, New York, pp 1\u201312. https:\/\/doi.org\/10.1145\/2540708.2540710"},{"key":"6_CR29","doi-asserted-by":"publisher","unstructured":"Venkataramani S, Roy K, Raghunathan A (2013) Substitute-and-simplify: a unified design paradigm for approximate and quality configurable circuits. In: Design, automation test in Europe conference exhibition (DATE), 2013, pp 1367\u20131372. https:\/\/doi.org\/10.7873\/DATE.2013.280","DOI":"10.7873\/DATE.2013.280"},{"key":"6_CR30","doi-asserted-by":"crossref","unstructured":"Venkataramani S, Ranjan A, Roy K, Raghunathan A (2014) Axnn: energy-efficient neuromorphic systems using approximate computing. In: 2014 IEEE\/ACM international symposium on low power electronics and design (ISLPED), pp 27\u201332. https:\/\/doi.org\/10.1145\/2627369.2627613","DOI":"10.1145\/2627369.2627613"},{"key":"6_CR31","doi-asserted-by":"crossref","unstructured":"Venkataramani S, Chakradhar S, Roy K, Raghunathan A (2015) Approximate computing and the quest for computing efficiency. In: Proceedings of the 52nd annual design automation conference. ACM, New York, pp 120:1\u2013120:6. https:\/\/doi.org\/10.1145\/2744769.2751163","DOI":"10.1145\/2744769.2751163"},{"issue":"8","key":"6_CR32","doi-asserted-by":"publisher","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","volume":"18","author":"N Zhu","year":"2010","unstructured":"Zhu N, Goh WL, Zhang W, Yeo KS, Kong ZH (2010) Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing. IEEE Trans Very Large Scale Integr Syst 18(8):1225\u20131229. https:\/\/doi.org\/10.1109\/TVLSI.2009.2020591","journal-title":"IEEE Trans Very Large Scale Integr Syst"}],"container-title":["Approximate Circuits"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-99322-5_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,7]],"date-time":"2022-09-07T13:54:31Z","timestamp":1662558871000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-99322-5_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,6]]},"ISBN":["9783319993218","9783319993225"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-99322-5_6","relation":{},"subject":[],"published":{"date-parts":[[2018,12,6]]}}}