{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T00:52:20Z","timestamp":1740099140292,"version":"3.37.3"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319994970"},{"type":"electronic","value":"9783319994987"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-99498-7_14","type":"book-chapter","created":{"date-parts":[[2018,8,21]],"date-time":"2018-08-21T04:45:39Z","timestamp":1534826739000},"page":"205-219","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Finding the Redundant Gates in Reversible Circuits"],"prefix":"10.1007","author":[{"given":"Matthias","family":"Pfuhl","sequence":"first","affiliation":[]},{"given":"J\u00f6rg","family":"Ritter","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Molitor","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,8,22]]},"reference":[{"key":"14_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-31937-7","volume-title":"Reversible and Quantum Circuits","author":"N Abdessaied","year":"2016","unstructured":"Abdessaied, N., Drechsler, R.: Reversible and Quantum Circuits. Springer, Cham (2016). https:\/\/doi.org\/10.1007\/978-3-319-31937-7"},{"issue":"8","key":"14_CR2","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C\u201335","author":"RE Bryant","year":"1986","unstructured":"Bryant, R.E.: Graph-based algorithms for Boolean function manipulation. IEEE Trans. Comput. C\u201335(8), 677\u2013691 (1986)","journal-title":"IEEE Trans. Comput."},{"key":"14_CR3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2892-7","volume-title":"Binary Decision Diagrams - Theory and Implementaion","author":"R Drechsler","year":"1998","unstructured":"Drechsler, R., Becker, B.: Binary Decision Diagrams - Theory and Implementaion. Kluwer Academic Publishers, Boston (1998)"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Iwama, K., Kambayashi, Y., Yamashita, S.: Transformation rules for designing CNOT-based quantum circuits. In: Design Automation Conference, New Orleans, USA, pp. 419\u2013424, June 2002","DOI":"10.1145\/513918.514026"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Feinstein, D.Y., Thornton, M.A., Miller, D.M.: Partially redundant logic detection using symbolice quivalence checking in reversible and irreversible logic circuits. In: Design, Automation and Test in Europe, pp. 1378\u20131381 (2008)","DOI":"10.1109\/DATE.2008.4484932"},{"issue":"3","key":"14_CR6","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1147\/rd.53.0183","volume":"5","author":"R Landauer","year":"1961","unstructured":"Landauer, R.: Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5(3), 183\u2013191 (1961)","journal-title":"IBM J. Res. Dev."},{"key":"14_CR7","unstructured":"Limaye, C.A.: Formal verification techniques for reversible circuits. Master thesis, Virginia Polytechnic Institute and State University, Virginia, USA (2013)"},{"issue":"6","key":"14_CR8","doi-asserted-by":"publisher","first-page":"807","DOI":"10.1109\/TCAD.2005.847911","volume":"24","author":"D Maslov","year":"2005","unstructured":"Maslov, D., Dueck, G., Miller, D.: Toffoli network synthesis with templates. IEEE Trans. Comput. Aided Des. CAD 24(6), 807\u2013817 (2005)","journal-title":"IEEE Trans. Comput. Aided Des. CAD"},{"key":"14_CR9","unstructured":"Maslov, D.: Reversible Logic Synthesis Benchmarks Page. http:\/\/webhome.cs.uvic.ca\/~dmaslov"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Maslov, D., Dueck, G.W.: A transformation based algorithm for reversible logic synthesis. In: Design Automation Conference, Anaheim, USA, pp. 318\u2013323, June 2003","DOI":"10.1145\/775832.775915"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Miller, D.M., Thornton, M.A.: QMDD: a decision diagram structure for reversible and quantum circuits. In: 36th International Symposium on Multivalued Logic, p. 30 (2006)","DOI":"10.1109\/ISMVL.2006.35"},{"key":"14_CR12","volume-title":"Quantum Computation and Quantum Information","author":"M Nielsen","year":"2000","unstructured":"Nielsen, M., Chuang, I.: Quantum Computation and Quantum Information. Cambridge University Press, Cambridge (2000)"},{"key":"14_CR13","unstructured":"Pfuhl, M.: Finding the redundant gates in reversible circuits. Master thesis, Institute for Computer Science, Martin Luther University Halle-Wittenberg, Germany (2018)"},{"issue":"4","key":"14_CR14","doi-asserted-by":"publisher","first-page":"277","DOI":"10.1145\/1216396.1216399","volume":"2","author":"AK Prasad","year":"2006","unstructured":"Prasad, A.K., Shende, V.V., Markov, I.L., Hayes, J.P., Patel, K.N.: Data structures and algorithms for simplifying reversible circuits. ACM J. Emerg. Technol. Comput. Syst. 2(4), 277\u2013293 (2006)","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"issue":"3","key":"14_CR15","doi-asserted-by":"publisher","first-page":"355","DOI":"10.1007\/s11128-010-0201-2","volume":"10","author":"M Saeedi","year":"2011","unstructured":"Saeedi, M., Wille, R., Drechsler, R.: Synthesis of quantum circuits for linear nearest neighbor architectures. Quantum Inf. Process. 10(3), 355\u2013377 (2011)","journal-title":"Quantum Inf. Process."},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Saeedi, M., Markov, I.L.: Synthesis and optimization of reversible circuits - a survey. ACM Comput. Surv. 45(2) (2013). Article No. 21","DOI":"10.1145\/2431211.2431220"},{"issue":"10","key":"14_CR17","doi-asserted-by":"publisher","first-page":"1606","DOI":"10.1109\/TCAD.2005.852031","volume":"24","author":"A Smith","year":"2005","unstructured":"Smith, A., Veneris, A.G., Ali, M.F., Viglas, A.: Fault diagnosis and logic debugging using Boolean satisfiability. IEEE Trans. Comput. Aid. Des. CAD 24(10), 1606\u20131621 (2005)","journal-title":"IEEE Trans. Comput. Aid. Des. CAD"},{"key":"14_CR18","unstructured":"Somenzi, F.: CUDD: CU Decision Diagram package, Release 3.0.0. Department of Electrical, Computer and Energy Engineering University of Colorado at Boulder, 31 December 2015. http:\/\/vlsi.colorado.edu\/~fabio\/CUDD\/cudd_8h.html"},{"key":"14_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"632","DOI":"10.1007\/3-540-10003-2_104","volume-title":"Automata, Languages and Programming","author":"T Toffoli","year":"1980","unstructured":"Toffoli, T.: Reversible computing. In: de Bakker, J., van Leeuwen, J. (eds.) ICALP 1980. LNCS, vol. 85, pp. 632\u2013644. Springer, Heidelberg (1980). https:\/\/doi.org\/10.1007\/3-540-10003-2_104"},{"key":"14_CR20","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1016\/j.vlsi.2010.08.002","volume":"44","author":"R Wille","year":"2011","unstructured":"Wille, R., Gro\u00dfe, D., Frehse, S., Dueck, G.W., Drechsler, R.: Debugging reversible circuits. Integration VLSI J. 44, 51\u201361 (2011)","journal-title":"Integration VLSI J."},{"key":"14_CR21","unstructured":"Wille, R., Gro\u00dfe, D., Teuber, L., Dueck, G.W., Drechsler, R.: RevLib: an online ressource for reversible functions and circuits. In: International Symposium on Multi-Valued Logic, pp. 220\u2013225, Dallas, USA (2008). RevLib http:\/\/revlib.org\/"}],"container-title":["Lecture Notes in Computer Science","Reversible Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-99498-7_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,22]],"date-time":"2019-10-22T13:24:47Z","timestamp":1571750687000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-99498-7_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319994970","9783319994987"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-99498-7_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}