{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:02:47Z","timestamp":1751860967484,"version":"3.41.0"},"publisher-location":"Cham","reference-count":40,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319999531"},{"type":"electronic","value":"9783319999548"}],"license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1007\/978-3-319-99954-8_35","type":"book-chapter","created":{"date-parts":[[2018,9,4]],"date-time":"2018-09-04T13:12:36Z","timestamp":1536066756000},"page":"417-433","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Impact of Address Generation on Multimedia Embedded VLIW Processors"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4178-875X","authenticated-orcid":false,"given":"Guillermo","family":"Talavera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1319-6404","authenticated-orcid":false,"given":"Antoni","family":"Portero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3599-8515","authenticated-orcid":false,"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,9,5]]},"reference":[{"key":"35_CR1","doi-asserted-by":"publisher","unstructured":"Ho, N., et al.: Simulating a multi-core x86-64 architecture with hardware ISA extension supporting a data-flow execution model. In: AIMS 2014, pp. 264\u2013269 (2014). https:\/\/doi.org\/10.1109\/AIMS.2014.41","DOI":"10.1109\/AIMS.2014.41"},{"key":"35_CR2","doi-asserted-by":"publisher","unstructured":"Ho, N., et al.: Enhancing an x86\\_64 multi-core architecture with data-flow execution support. In: CF 2015. ACM, New York (2015). Article 41, 2 pp. https:\/\/doi.org\/10.1145\/2742854.2742896","DOI":"10.1145\/2742854.2742896"},{"key":"35_CR3","doi-asserted-by":"crossref","unstructured":"Huo, Y., Liu, D.: High-throughput area-efficient processor for 3GPP LTE cryptographic core algorithms. In: 28th IEEE International Conference on Application-Specific Systems, Architectures and Processors, ASAP, p. 210 (2017)","DOI":"10.1109\/ASAP.2017.7995285"},{"key":"35_CR4","doi-asserted-by":"publisher","first-page":"1434","DOI":"10.1109\/TCSVT.2017.2665489","volume":"28","author":"B Zhang","year":"2018","unstructured":"Zhang, B., Zhao, C., Mei, K., Zhao, J., Zheng, N.: Hierarchical and parallel pipelined heterogeneous SoC for embedded vision processing. IEEE Trans. Circuits Syst. Video Technol. 28, 1434\u20131444 (2018). https:\/\/doi.org\/10.1109\/TCSVT.2017.2665489","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"35_CR5","doi-asserted-by":"publisher","unstructured":"Iandola, F., Keutzer, K.: Keynote: small neural nets are beautiful: enabling embedded systems with small deep-neural-network architectures. In: 2017 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), Seoul, pp. 1\u201310 (2017). https:\/\/doi.org\/10.1145\/3125502.3125606","DOI":"10.1145\/3125502.3125606"},{"key":"35_CR6","doi-asserted-by":"publisher","unstructured":"Bouraoui, H., Jerad, Ch., Chattopadhyay, A., Hadj-Alouane, N.B.: Hardware architectures for embedded speaker recognition applications: a survey. ACM Trans. Embed. Comput. Syst. 16(3) (2017). Article 78, 28 pp. https:\/\/doi.org\/10.1145\/2975161","DOI":"10.1145\/2975161"},{"key":"35_CR7","doi-asserted-by":"publisher","unstructured":"Yoshida, N., Lanante, L., Nagao, Y., Kurosaki, M., Ochi, H.: A hybrid HW\/SW 802.11ac\/ax system design platform with ASIP implementation. In: 2017 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), Xiamen, pp. 827\u2013831 (2017). https:\/\/doi.org\/10.1109\/ISPACS.2017.8266590","DOI":"10.1109\/ISPACS.2017.8266590"},{"key":"35_CR8","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1016\/j.compeleceng","volume":"66","author":"S Khan","year":"2017","unstructured":"Khan, S., Rashid, M., Javaid, F.: A high performance processor architecture for multimedia applications. Comput. Electr. Eng. 66, 14\u201329 (2017). https:\/\/doi.org\/10.1016\/j.compeleceng","journal-title":"Comput. Electr. Eng."},{"key":"35_CR9","volume-title":"Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Estimation","author":"P Kuhn","year":"2004","unstructured":"Kuhn, P.: Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Estimation. Kluwer, Norwell (2004)"},{"key":"35_CR10","doi-asserted-by":"crossref","unstructured":"Wuytack, S., Catthoor, F., Nachtergaele, L., De Man, H.: Power exploration for data-dominated video applications. In: ISLPED 1996: Proceedings of the 1996 International Symposium on Low Power Electronics and Design, pp. 359\u2013364. IEEE Press, Piscataway (1996)","DOI":"10.1109\/LPE.1996.547539"},{"key":"35_CR11","doi-asserted-by":"crossref","unstructured":"Moolenaar, D., Nachtergaele, L., Catthoor, F., De Man, H.: System-level power exploration for MPEG-2 decoder on embedded cores: a systematic approach. J. VLSI Sig. Process. Syst., 395\u2013404 (1997)","DOI":"10.1109\/SIPS.1997.626277"},{"key":"35_CR12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4903-8","volume-title":"Data Access and Storage Management for Embedded Programmable Processors","author":"F Catthoor","year":"2002","unstructured":"Catthoor, F.: Data Access and Storage Management for Embedded Programmable Processors. Kluwer, New York (2002). https:\/\/doi.org\/10.1007\/978-1-4757-4903-8"},{"key":"35_CR13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2849-1","volume-title":"Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design","author":"F Catthoor","year":"1998","unstructured":"Catthoor, F., Balasa, F., Greef, E.D., Nachtergaele, L.: Custom Memory Management Methodology: Exploration of Memory Organization for Embedded Multimedia System Design. Kluwer Academic Publisher, US (1998). https:\/\/doi.org\/10.1007\/978-1-4757-2849-1"},{"key":"35_CR14","doi-asserted-by":"crossref","unstructured":"Catthoor, F., Dutt, N.: Hot topic session: how to solve the current memory access and data transfer bottlenecks: at the processor architecture or at the compiler level? In: DATE (2000)","DOI":"10.1145\/343647.343813"},{"key":"35_CR15","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1023\/A:1008181319813","volume":"21","author":"F Catthoor","year":"1999","unstructured":"Catthoor, F.: Energy-delay efficient data storage and transfer architectures and methodologies: current solutions and remaining problems. J. VLSI Sig. Process. 21, 219\u2013231 (1999)","journal-title":"J. VLSI Sig. Process."},{"key":"35_CR16","doi-asserted-by":"publisher","first-page":"1277","DOI":"10.1109\/4.535411","volume":"31","author":"R Gonzalez","year":"1996","unstructured":"Gonzalez, R., Horowitz, M.: Energy dissipation in general purpose microprocessors. IEEE J. Solid-State Circuits 31, 1277\u20131284 (1996)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"35_CR17","doi-asserted-by":"crossref","unstructured":"Falk, H., Marwedel, P.: Control flow driven splitting of loop nests at the source code level. In: DATE 2003: Proceedings of the Conference on Design, Automation and Test in Europe, pp. 410\u2013415. IEEE Computer Society, Washington (2003)","DOI":"10.1109\/DATE.2003.1253644"},{"key":"35_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1007\/978-3-540-30113-4_11","volume-title":"Software and Compilers for Embedded Systems","author":"H Falk","year":"2004","unstructured":"Falk, H., Verma, M.: Combined data partitioning and loop nest splitting for energy consumption minimization. In: Schepers, H. (ed.) SCOPES 2004. LNCS, vol. 3199, pp. 137\u2013151. Springer, Heidelberg (2004). https:\/\/doi.org\/10.1007\/978-3-540-30113-4_11"},{"key":"35_CR19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-2829-8","volume-title":"Source Code Optimization Techniques for Data Flow Dominated Embedded Software","author":"H Falk","year":"2004","unstructured":"Falk, H., Marwedel, P.: Source Code Optimization Techniques for Data Flow Dominated Embedded Software. Springer, New York (2004). https:\/\/doi.org\/10.1007\/978-1-4020-2829-8"},{"key":"35_CR20","unstructured":"Falk, H.: Control flow driven code hoisting at the source code level. In: ODES 2005: Proceedings of The 3rd Workshop on Optimizations for DSP and Embedded Systems, March 2005"},{"key":"35_CR21","doi-asserted-by":"publisher","first-page":"271","DOI":"10.1007\/s11265-008-0165-y","volume":"53","author":"G Talavera","year":"2008","unstructured":"Talavera, G., Jayapala, M., Carrabina, J., Catthoor, F.: Address generation optimization for embedded high-performance processors: a survey. J. Sig. Process. Syst. Sig. Image Video Technol. 53, 271\u2013284 (2008)","journal-title":"J. Sig. Process. Syst. Sig. Image Video Technol."},{"issue":"8","key":"35_CR22","doi-asserted-by":"publisher","first-page":"1027","DOI":"10.1109\/TCSVT.2011.2129750","volume":"21","author":"A Portero","year":"2011","unstructured":"Portero, A., Talavera, G., Moreno, M., Carrabina, J., Catthoor, F.: Methodology for energy-flexibility space exploration and mapping of multimedia applications to multiple platform styles. IEEE Trans. Circuits Syst. Video Technol. 21(8), 1027\u20131039 (2011)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"4","key":"35_CR23","doi-asserted-by":"publisher","first-page":"1161","DOI":"10.1587\/transfun.E92.A.1161","volume":"E92.A","author":"I Taniguchi","year":"2009","unstructured":"Taniguchi, I., Raghavan, P., Jayapala, M., Catthoor, F., Takeuchi, Y., Imai, M.: Reconfigurable AGU: an address generation unit based on address calculation pattern for low energy and high performance embedded processors. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. E92.A(4), 1161\u20131173 (2009)","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"35_CR24","series-title":"IFIP International Federation for Information Processing","doi-asserted-by":"publisher","first-page":"357","DOI":"10.1007\/978-0-387-74909-9_20","volume-title":"VLSI-SoC: Research Trends in VLSI and Systems on Chip","author":"I Taniguchi","year":"2008","unstructured":"Taniguchi, I., Sakanushi, K., Ueda, K., Takeuchi, Y., Imai, M.: Dynamic reconfigurable architecture exploration based on parameterized reconfigurable processor model. In: De Micheli, G., Mir, S., Reis, R. (eds.) VLSI-SoC 2006. IIFIP, vol. 249, pp. 357\u2013376. Springer, Boston, MA (2008). https:\/\/doi.org\/10.1007\/978-0-387-74909-9_20"},{"key":"35_CR25","doi-asserted-by":"crossref","unstructured":"Biswas, P., Choudhary, V., Atasu, K., Pozzi, L., Ienne, P., Dutt, N.: Introduction of local memory elements in instruction set extensions. In: DAC 2004: Proceedings of the 41st Annual Conference on Design Automation, NY, USA, pp. 729\u2013734 (2004)","DOI":"10.1145\/996566.996765"},{"key":"35_CR26","doi-asserted-by":"crossref","unstructured":"Yu, P., Mitra, T.: Scalable instructions identification for instruction-set extensible processors. In: Proceedings of CASES, September 2004","DOI":"10.1145\/1023833.1023844"},{"key":"35_CR27","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1007\/s11265-007-0147-5","volume":"52","author":"H Wang","year":"2007","unstructured":"Wang, H., Miranda, M., Catthoor, F., Dehaene, W.: Synthesis of runtime switchable Pareto buffers offering full range fine grained energy\/delay trade-offs. J. Sig. Process. Syst. 52, 193\u2013210 (2007)","journal-title":"J. Sig. Process. Syst."},{"key":"35_CR28","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1109\/TVLSI.2008.2003169","volume":"17","author":"H Wang","year":"2009","unstructured":"Wang, H., Miranda, M., Dehaene, W., Catthoor, F.: Design and synthesis of Pareto buffers offering large range run-time energy-delay trade-off via combined buffer size and supply voltage tuning. IEEE Trans. VLSI Syst. 17, 117\u2013127 (2009)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"9","key":"35_CR29","doi-asserted-by":"publisher","first-page":"1182","DOI":"10.1109\/TC.2008.82","volume":"57","author":"A Leroy","year":"2008","unstructured":"Leroy, A., Milojevic, D., Verkest, D., Robert, F., Catthoor, F.: Concepts and implementation of spatial division multiplexing forguaranteed throughput in networks-on-chip. IEE Trans. Comput. 57(9), 1182\u20131195 (2008)","journal-title":"IEE Trans. Comput."},{"key":"35_CR30","unstructured":"Papanikolaou, A.: Application-driven software configuration of communication networks and memory organizations. Ph.D. thesis, CS Dept., U. Gent, Belgium, December 2006"},{"key":"35_CR31","unstructured":"RWTH Aachen - University of Technology. DPG User Manual Version 2.8, October 2005. http:\/\/www.eecs.rwth-aachen.de\/dpg\/info.html"},{"key":"35_CR32","unstructured":"Guo, J.: Analysis and optimization of intra-tile communication network. Ph.D. thesis, ESAT\/EE Dept., K.U.Leuven, August 2008"},{"key":"35_CR33","unstructured":"Raghavan, P., Catthoor, F.: Ultra low power asip (application-domain specific instruction-set processor) micro-computer. EU Patent Filed EP 1 701 250 A1, September 2006"},{"key":"35_CR34","unstructured":"Faraday Technology Corporation: Faraday UMC 90\u00a0nm RVT Standard Cell Library (2007)"},{"key":"35_CR35","unstructured":"ARM: Artisan Memory Generator. http:\/\/www.arm.com\/products\/physicalip\/memory.html"},{"key":"35_CR36","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1007\/978-3-540-77560-7_14","volume-title":"High Performance Embedded Architectures and Compilers","author":"P Raghavan","year":"2008","unstructured":"Raghavan, P., Lambrechts, A., Absar, J., Jayapala, M., Catthoor, F., Verkest, D.: Coffee: COmpiler framework for energy-aware exploration. In: Stenstr\u00f6m, P., Dubois, M., Katevenis, M., Gupta, R., Ungerer, T. (eds.) HiPEAC 2008. LNCS, vol. 4917, pp. 193\u2013208. Springer, Heidelberg (2008). https:\/\/doi.org\/10.1007\/978-3-540-77560-7_14"},{"key":"35_CR37","unstructured":"IDSPS Fixed\/Floating Point Digital Signal Processor (TI TMS320c67). http:\/\/www.ti.com\/product\/TMS320C6748 . Accessed February 2018"},{"key":"35_CR38","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.H.: Mediabench: a tool for evaluating and synthesizing multimedia and communications systems. In: MICRO 30: Proceedings of the 30th Annual ACM\/IEEE International Symposium on Microarchitecture, pp. 330\u2013335. IEEE Computer Society (1997)"},{"key":"35_CR39","doi-asserted-by":"crossref","unstructured":"Bister, M., Taeymans, Y., Cornelis, J.: Automated segmentation of cardiac MR images. In: 1989 Proceedings of the Computers in Cardiology, pp. 215\u2013218, September 1989","DOI":"10.1109\/CIC.1989.130525"},{"key":"35_CR40","doi-asserted-by":"crossref","unstructured":"Amdahl, G.M.: Validity of the single processor approach to achieving large scale computing capabilities. In: AFIPS 1967 (Spring): Proceedings of the Spring Joint Computer Conference, 18\u201320 April 1967, NY, USA, pp. 483\u2013485 (1967)","DOI":"10.1145\/1465482.1465560"}],"container-title":["Lecture Notes in Computer Science","Computer Information Systems and Industrial Management"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-99954-8_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T21:13:55Z","timestamp":1751836435000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-99954-8_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"ISBN":["9783319999531","9783319999548"],"references-count":40,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-99954-8_35","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2018]]}}}