{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:31:14Z","timestamp":1725561074080},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540206262"},{"type":"electronic","value":"9783540245964"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-24596-4_19","type":"book-chapter","created":{"date-parts":[[2010,7,29]],"date-time":"2010-07-29T08:20:14Z","timestamp":1280391614000},"page":"174-183","source":"Crossref","is-referenced-by-count":1,"title":["Parallel Partitioning Techniques for Logic Minimization Using Redundancy Identification"],"prefix":"10.1007","author":[{"given":"B.","family":"Jayaram","sequence":"first","affiliation":[]},{"given":"A. Manoj","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"V.","family":"Kamakoti","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"19_CR1","doi-asserted-by":"publisher","first-page":"1015","DOI":"10.1109\/43.238038","volume":"12","author":"S.T. Chakradhar","year":"1993","unstructured":"Chakradhar, S.T., Agrawal, V.D., Rothweiler, S.G.: A Transitive Closure Algorithm for Test Generation. IEEE Trans. Computer Aided Design\u00a012, 1015\u20131028 (1993)","journal-title":"IEEE Trans. Computer Aided Design"},{"key":"19_CR2","doi-asserted-by":"publisher","first-page":"515","DOI":"10.1109\/43.275361","volume":"13","author":"H. Cox","year":"1994","unstructured":"Cox, H., Rajski, J.: On Necessary and Nonconflicting Assignments in Algorithmic Test Pattern Generation. IEEE Trans. on Computer Aided Design\u00a013, 515\u2013530 (1994)","journal-title":"IEEE Trans. on Computer Aided Design"},{"key":"19_CR3","doi-asserted-by":"crossref","unstructured":"Kunz, W., Pradhan, D.K.: Recursive Learning: An Attractive Alternative to the Decision Tree for Test Generation in Digital Circuits. In: Proceedings of the IEEE International Test Conference, September 1992, pp. 816\u2013825 (1992)","DOI":"10.1109\/TEST.1992.527905"},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"Menon, P.R., Ahuja, H.: Redundancy Removal and Simplification of Combinational Circuits. In: Proceedings of the 10th IEEE VLSI Test Symposium, April 1992, pp. 268\u2013273 (1992)","DOI":"10.1109\/VTEST.1992.232764"},{"key":"19_CR5","doi-asserted-by":"crossref","unstructured":"Iyer, M.A., Abramovici, M.: FIRE: A Fault Independent Combinational Redundancy Identification Algorithm. IEEE Trans. on Very Large Scale Integration(VLSI) Systems\u00a04(2) (June 1996)","DOI":"10.1109\/92.502203"},{"key":"19_CR6","unstructured":"Berkelaar, M., van Eijk, K.: Efficient and Effective Redundancy Removal for Million-Gate Circuits. In: Proc. International Workshop on Logic Synthesis 2001, p. 249 (2001)"},{"issue":"9","key":"19_CR7","doi-asserted-by":"publisher","first-page":"884","DOI":"10.1109\/TC.1976.1674713","volume":"C-25","author":"J.P. Hayes","year":"1976","unstructured":"Hayes, J.P.: On the properties of Irredundant Logic Networks. IEEE Trans. on Computer\u00a0C-25(9), 884\u2013892 (1976)","journal-title":"IEEE Trans. on Computer"},{"key":"19_CR8","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abramovici","year":"2000","unstructured":"Abramovici, M., Breuer, M.A., Friedman, A.D.: Digital Systems Testing and Testable Design. IEEE press, Los Alamitos (2000)"},{"key":"19_CR9","doi-asserted-by":"crossref","unstructured":"Dey, S., Brglez, F., Kedem, G.: Corolla-based circuit partitioning and resynthesis. In: ACM\/IEEE 27th Design Automation Conference, June 1990, pp. 607\u2013612 (1990)","DOI":"10.1145\/123186.123416"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"Maamari, F., Rajski, J.: A Reconvergent Fanout Analysis for Efficient Exact Fault Simulation of Combinational Circuits. In: 18th International Symposium on Fault Tolerant Computing (June 1988)","DOI":"10.1109\/FTCS.1988.5309"},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"Jayaram, B., Vijuraj, E.V., Manimegalai, R., Joseph, J.P., Kamakoti, V.: Corollas Based Partitioning for Logic Minimization Using Redundancy Identification. Technical Report, IIT Madras (April 2003)","DOI":"10.1007\/978-3-540-24596-4_19"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing - HiPC 2003"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-24596-4_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T23:49:39Z","timestamp":1559346579000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-24596-4_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540206262","9783540245964"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-24596-4_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}