{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:31:15Z","timestamp":1725561075748},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540206262"},{"type":"electronic","value":"9783540245964"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1007\/978-3-540-24596-4_4","type":"book-chapter","created":{"date-parts":[[2010,7,29]],"date-time":"2010-07-29T04:20:14Z","timestamp":1280377214000},"page":"23-33","source":"Crossref","is-referenced-by-count":0,"title":["Timing Issues of Operating Mode Switch in High Performance Reconfigurable Architectures"],"prefix":"10.1007","author":[{"given":"Rama","family":"Sangireddy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huesung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun K.","family":"Somani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Hauser, J.R., Wawrzynek, J.: Garp: a MIPS processor with a reconfigurable coprocessor. In: Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, April 1997, pp. 12\u201321 (1997)","DOI":"10.1109\/FPGA.1997.624600"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Ye, Z.A., Moshovos, A., Hauck, S., Banerjee, P.: CHIMAERA: a highperformance architecture with a tightly-coupled reconfigurable functional unit. In: Proc. 27th International Symposium on Computer Architecture, pp. 225\u2013235 (2000)","DOI":"10.1145\/342001.339687"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"DeHon, A.: DPGA-coupled microprocessors: commodity ICs for the early 21st Century. In: Proc. IEEE Workshop on FPGAs for Custom Computing Machines, pp. 31\u201339 (1994)","DOI":"10.1109\/FPGA.1994.315596"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Razdan, R., Smith, M.D.: A High-Performance Microarchitecture With Hardware-Programmable Functional Units. In: Proc. 27th Annual International Symposium on Microarchitecture, MICRO-27, pp. 172\u2013180 (1994)","DOI":"10.1145\/192724.192749"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Ranganathan, P., Adve, S., Jouppi, N.P.: Reconfigurable caches and their application to media processing. In: Proc. 27th International Symposium on Computer Architecture, pp. 214\u2013224 (2000)","DOI":"10.1145\/339647.339685"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Kim, H., Somani, A.K., Tyagi, A.: A Reconfigurable Multi-function Computing Cache Architecture. In: Proc. FPGA 2000, February 2000, pp. 85\u201394 (2000)","DOI":"10.1145\/329166.329185"},{"issue":"4","key":"4_CR7","doi-asserted-by":"publisher","first-page":"509","DOI":"10.1109\/92.931228","volume":"9","author":"H. Kim","year":"2001","unstructured":"Kim, H., Somani, A.K., Tyagi, A.: A reconfigurable multifunction computing cache architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a09(4), 509\u2013523 (2001)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"4_CR8","unstructured":"Kim, H.: Towards Adaptive Balanced Computing (ABC) Using Reconfigurable Functional Caches (RFCs)., Ph. D. Dissertation, Dept. of Electrical and Computer Engineering, Iowa State University (July 2001)"},{"key":"4_CR9","unstructured":"Lee, C., Potkonjak, M., Mangione-Smith, W.H.: MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. In: Proc. Thirtieth Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 330\u2013335 (1997)"},{"key":"4_CR10","unstructured":"Texas Instruments, \u201cTMS320C6000 benchmarks\u201d (2000), Available on, http:\/\/www.ti.com\/sc\/docs\/products\/dsp\/c6000\/62bench.htm"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.M.: The SimpleScalar Tool Set, Version 2.0. Computer Sciences Department Technical report # 1342, University of Wisconsin- Madison (June 1997)","DOI":"10.1145\/268806.268810"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing - HiPC 2003"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-24596-4_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T19:49:45Z","timestamp":1559332185000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-24596-4_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"ISBN":["9783540206262","9783540245964"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-24596-4_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2003]]}}}