{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:29:03Z","timestamp":1725564543645},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540211792"},{"type":"electronic","value":"9783540246268"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-24626-8_12","type":"book-chapter","created":{"date-parts":[[2010,9,5]],"date-time":"2010-09-05T11:32:45Z","timestamp":1283686365000},"page":"184-197","source":"Crossref","is-referenced-by-count":1,"title":["Automatic Failures-Free Connector Synthesis: An Example"],"prefix":"10.1007","author":[{"given":"Paola","family":"Inverardi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Tivoli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"Boehm, B., Abts, C.: Cots integration: Plug and pray? IEEE Computer\u00a032(1) (January 1999)","DOI":"10.1109\/2.738311"},{"key":"12_CR2","volume-title":"Model Checking","author":"O.G. Edmund","year":"2001","unstructured":"Edmund, O.G., Clarke Jr., M., Peled, D.A.: Model Checking. The MIT Press, Cambridge (2001)"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Garlan, D., Allen, R., Ockerbloom, J.: Architectural mismatch: Why reuse is so hard. IEEE Software\u00a012(6) (November 1995)","DOI":"10.1109\/52.469757"},{"key":"12_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1007\/3-540-44585-4_6","volume-title":"Computer Aided Verification","author":"P. Gastin","year":"2001","unstructured":"Gastin, P., Oddoux, D.: Fast ltl to buchi automata translation. In: Berry, G., Comon, H., Finkel, A. (eds.) CAV 2001. LNCS, vol.\u00a02102, p. 53. Springer, Heidelberg (2001)"},{"key":"12_CR5","unstructured":"Gerth, R., Peled, D., Vardi, M.Y., Wolper, P.: Simple on-the-fly automatic verification of liner temporal logic. In: Proc. of the 15th IFIP\/WG6.1 Symposium on Protocol Specification, Testing and Verification, PSTV 1995 (1995)"},{"key":"12_CR6","unstructured":"Giannakopoulou, D., Havelund, K.: Automata-based verification of temporal properties on running programs. RIACS Technical Report 01.21 (2001)"},{"issue":"1","key":"12_CR7","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/A:1008645800955","volume":"6","author":"D. Giannakopoulou","year":"1999","unstructured":"Giannakopoulou, D., Kramer, J., Cheung, S.: Behaviour analysis of distributed systems using the tracta approach. Journal of Automated Software Engineering, special issue on Automated Analysis of Software\u00a06(1), 7\u201335 (1999)","journal-title":"Journal of Automated Software Engineering, special issue on Automated Analysis of Software"},{"key":"12_CR8","unstructured":"Inverardi, P., Scriboni, S.: Connectors syntesis for deadlock-free component based architectures. In: 16th ASE, Coronado Island, California (November 2001)"},{"key":"12_CR9","volume-title":"ACM Proceedings of the joint 8th ESEC and 9th FSE","author":"P. Inverardi","year":"2001","unstructured":"Inverardi, P., Tivoli, M.: Automatic synthesis of deadlock free connectors for com\/dcom applications. In: ACM Proceedings of the joint 8th ESEC and 9th FSE, September 2001, ACM Press, Vienna (2001)"},{"key":"12_CR10","unstructured":"Inverardi, P., Tivoli, M.: Deadlock-free software architectures for com\/dcom applications. To appear on Elsevier Journal of Systems and Software Special Issue on Component-based Software Engineering (November 2001)"},{"key":"12_CR11","unstructured":"Inverardi, P., Tivoli, M.: Connectors synthesis for failures-free component based architectures. Technical Report, University of L\u2019Aquila, Department of Computer Science, ITALY (August 2002), http:\/\/www.di.univaq.it\/tivoli\/ffsynthesis.ps"},{"key":"12_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1007\/3-540-45314-8_6","volume-title":"Fundamental Approaches to Software Engineering","author":"P. Inverardi","year":"2001","unstructured":"Inverardi, P., Uchitel, S.: Proving deadlock freedom in component-based programming. In: Hussmann, H. (ed.) FASE 2001. LNCS, vol.\u00a02029, pp. 60\u201375. Springer, Heidelberg (2001)"},{"key":"12_CR13","doi-asserted-by":"crossref","unstructured":"Kaveh, N., Emmerich, W.: Deadlock detection in distributed object system. In: 8th FSE\/ESEC, Vienna (September 2001)","DOI":"10.1145\/503215.503216"},{"key":"12_CR14","unstructured":"Mark, D., Vigder, R., Dean, J.: An architectural approach to building systems from cots software components. National Research Council Report Number 40221."},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"Medvidovic, N., Oreizy, P., Taylor, R.N.: Reuse of off-the-shelf components in c2-style architectures. In: Proceedings of the 1997 Symposium on Software Reusability and Proceedings of the 1997 International Conference on Software Engineering (May 1997)","DOI":"10.1145\/258366.258421"},{"key":"12_CR16","volume-title":"Communication and Concurrency","author":"R. Milner","year":"1989","unstructured":"Milner, R.: Communication and Concurrency. Prentice Hall, New York (1989)"},{"issue":"2","key":"12_CR17","doi-asserted-by":"publisher","first-page":"458","DOI":"10.1145\/201019.201032","volume":"42","author":"R.D. Nicola","year":"1995","unstructured":"Nicola, R.D., Vaandrager, F.: Three logics for branching bisimulation. Journal of the ACM\u00a042(2), 458\u2013487 (1995)","journal-title":"Journal of the ACM"},{"key":"12_CR18","volume-title":"Component Software. Beyond Object Oriented Programming","author":"C. Szyperski","year":"1998","unstructured":"Szyperski, C.: Component Software. Beyond Object Oriented Programming. Addison Wesley, Harlow (1998)"},{"key":"12_CR19","volume-title":"Modern Operating Systems","author":"S. Tanenbaum","year":"1992","unstructured":"Tanenbaum, S.: Modern Operating Systems. Prentice Hall Inc., Englewood Cliffs (1992)"},{"key":"12_CR20","doi-asserted-by":"crossref","unstructured":"Uchitel, S., Kramer, J.: A workbench for synthesising behaviour models from scenarios. In: proceeding of the 23rd IEEE International Conference on Software Engineering (ICSE 2001), Toronto, Canada (May 2001)","DOI":"10.1109\/ICSE.2001.919093"},{"key":"12_CR21","volume-title":"ACM Proceedings of the joint 8th ESEC and 9th FSE","author":"S. Uchitel","year":"2001","unstructured":"Uchitel, S., Kramer, J., Magee, J.: Detecting implied scenarios in message sequence chart specifications. In: ACM Proceedings of the joint 8th ESEC and 9th FSE, September 2001, ACM Press, Vienna (2001)"},{"key":"12_CR22","unstructured":"Uchitel, S., Kramer, J., Magee, J.: From sequence diagrams to behaviour models. In: WTUML: Workshop on Transformations in UML. Satellite event of the European Joint Conferences on Theory and and Practice of Software (ETAPS 2001), Genova, Italy (April 2001)"}],"container-title":["Lecture Notes in Computer Science","Radical Innovations of Software and Systems Engineering in the Future"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-24626-8_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T17:38:52Z","timestamp":1559583532000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-24626-8_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540211792","9783540246268"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-24626-8_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}