{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:57:42Z","timestamp":1759147062121,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540211990"},{"type":"electronic","value":"9783540246442"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-24644-2_1","type":"book-chapter","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T12:00:18Z","timestamp":1294401618000},"page":"1-16","source":"Crossref","is-referenced-by-count":1,"title":["Search Space Properties for Mapping Coarse-Grain Pipelined FPGA Applications"],"prefix":"10.1007","author":[{"given":"Heidi","family":"Ziegler","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mary","family":"Hall","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byoungro","family":"So","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"Abraham, S., Rau, B., Schreiber, R., Snider, G., Schlansker, M.: Efficient design space exploration in PICO. Technical report, HP Labs (1999)","DOI":"10.1145\/354880.354891"},{"key":"1_CR2","volume-title":"Compilers Principles, Techniques, and Tools","author":"A. Aho","year":"1988","unstructured":"Aho, A., Sethi, R., Ullman, J.: Compilers Principles, Techniques, and Tools. Addison-Wesley Publishing, Reading (1988)"},{"key":"1_CR3","unstructured":"Amarasinghe, S.: Parallelizing Compiler Techniques Based on Linear Inequalities. PhD thesis, Dept. of Electrical Engineering, Stanford University (January 1997)"},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"Amarasinghe, S., Lam, M.: Communication optimization and code generation for distributed memory machines. In: Proc. ACM Conf. Programming Languages Design and Implementation, Albuquerque, pp. 126\u2013138 (1993)","DOI":"10.1145\/155090.155102"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Arnold, J.: The Splash 2 software environment. In: Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 88\u201393 (1993)","DOI":"10.1109\/FPGA.1993.279475"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Babb, J., Rinard, M., Moritz, C., Lee, W., Frank, M., Barua, R., Amarasinghe, S.: Parallelizing applications into silicon. In: Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 70\u201381 (1999)","DOI":"10.1109\/FPGA.1999.803669"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Balasundaram, V., Kennedy, K.: A technique for summarizing data access and its use in parallelism enhancing transformations. In: Proc. ACM Conf. Programming Languages Design and Implementation, pp. 41\u201353 (1989)","DOI":"10.1145\/73141.74822"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Callahan, T., Wawrzynek, J.: Adapting software pipelining for reconfigurable computing. In: Proc. Intl. Conf. Compilers, Architectures and Synthesis for Embedded Systems, November 2000, pp. 57\u201364 (2000)","DOI":"10.1145\/354880.354889"},{"issue":"6","key":"1_CR9","doi-asserted-by":"publisher","first-page":"400","DOI":"10.1145\/197320.197366","volume":"16","author":"S. Carr","year":"1994","unstructured":"Carr, S., Kennedy, K.: Improving the ratio of memory operations to floatingpoint operations in loops. ACM Transactions Programming Languages and Systems\u00a016(6), 400\u2013462 (1994)","journal-title":"ACM Transactions Programming Languages and Systems"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Cronquist, D., Franklin, P., Berg, S., Ebeling, C.: Specifying and compiling applications for RaPiD. In: Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 116\u2013125 (1998)","DOI":"10.1109\/FPGA.1998.707889"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Derrien, S., Rajopadhye, S., Kolay, S.S.: Combined instruction and loop parallelism in array synthesis for FPGAs. In: Proc. 14th Intl. Symp. System Synthesis, pp. 165\u2013170 (2001)","DOI":"10.1145\/500001.500039"},{"key":"1_CR12","series-title":"Lecture Notes in Computer Science","volume-title":"Languages and Compilers for Parallel Computing","author":"P. Diniz","year":"2001","unstructured":"Diniz, P., Hall, M., Park, J., So, B., Ziegler, H.: Bridging the gap between compilation and synthesis in the DEFACTO system. In: Dietz, H.G. (ed.) LCPC 2001. LNCS, vol.\u00a02624. Springer, Heidelberg (2001)"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"Du, W., Ferreira, R., Agrawal, G.: Compiler support for exploiting coarse-grained pipelined parallelism. To appear in Proc. Super Computing, ACM SIGPLAN Notices (November 2003)","DOI":"10.1145\/1048935.1050159"},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Goldstein, S., Schmit, H., Moe, M., Budiu, M., Cadambi, S., Taylor, R., Laufer, R.: PipeRench: a coprocessor for streaming multimedia acceleration. In: Proc. 26th Intl. Symp. Comp. Arch., pp. 28\u201339 (1999)","DOI":"10.1109\/ISCA.1999.765937"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Hall, M., Amarasinghe, S., Murphy, B., Liao, S., Lam, M.: Detecting coarse-grain parallelism using an interprocedural parallelizing compiler. In: Proc. Ninth Intl. Conf. Supercomputing, pp. 1\u201326 (1995)","DOI":"10.1145\/224170.224337"},{"key":"1_CR16","unstructured":"Hiranandani, S., Kennedy, K., Tseng, C.-W.: Preliminary experiences with the FortranD compiler. In: Proc. Seventh Intl. Conf. Supercomputing, Portland (November 1993)"},{"key":"1_CR17","unstructured":"Najjar, W., Draper, D., Bohm, A., Beveridge, R.: The Cameron project: highlevel programming of image processing applications on reconfigurable computing machines. In: Proc. 7th Intl. Conf. Parallel Architecturs and Compilation Techniques - Workshop Reconfigurable Computing (1998)"},{"key":"1_CR18","unstructured":"Page, I., Luk, W.: Compiling OCCAM into FPGAs. In: Field Programmable Gate Arrays, pp. 271\u2013283. Abigdon EE and CS Books (1991)"},{"key":"1_CR19","unstructured":"Qasem, A., Jin, G., Mellor-Crummey, J.: Improving performance with integrated program transformations (October 2003) (manuscript)"},{"key":"1_CR20","doi-asserted-by":"crossref","unstructured":"So, B., Diniz, P.C., Hall, M.W.: Using estimates from behavioral synthesis tools in compiler-directed design space exploration. In: Proc. 40th Design Automation Conference (June 2003)","DOI":"10.1145\/775832.775963"},{"key":"1_CR21","doi-asserted-by":"crossref","unstructured":"So, B., Hall, M., Diniz, P.: A compiler approach to fast design space exploration in FPGA-based systems. In: Proc. ACM Conf. Programming Languages Design and Implementation, June 2002, pp. 165\u2013176 (2002)","DOI":"10.1145\/512529.512550"},{"key":"1_CR22","unstructured":"So, B., Ziegler, H., Hall, M.: A compiler approach for custom data layout. In: Proc. 14th Workshop Languages and Compilers for Parallel Computing (July 2002)"},{"key":"1_CR23","doi-asserted-by":"crossref","unstructured":"Tseng, C.-W.: Compiler optimizations for eliminating barrier synchronization. In: Proc. Fifth Symp. Principles and Practice of Parallel Programming. ACM SIGPLAN Notices, vol.\u00a030(8), pp. 144\u2013155 (1995)","DOI":"10.1145\/209936.209952"},{"key":"1_CR24","doi-asserted-by":"crossref","unstructured":"Weinhardt, M., Luk, W.: Pipelined vectorization for reconfigurable systems. In: Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 52\u201362 (1999)","DOI":"10.1109\/FPGA.1999.803667"},{"key":"1_CR25","volume-title":"Optimizing Supercompilers for Supercomputers","author":"M. Wolfe","year":"1996","unstructured":"Wolfe, M.: Optimizing Supercompilers for Supercomputers. Addison, London (1996)"},{"key":"1_CR26","unstructured":"Xilinx Inc. Spartan-3 1.2V FPGA family: introduction and ordering information, DS099-1(v1.1) edition, April 24 (2003)"},{"key":"1_CR27","doi-asserted-by":"crossref","unstructured":"Ziegler, H., Hall, M., Diniz, P.: Compiler-generated communication for pipelined FPGA applications. In: Proc. 40th Design Automation Conference (June 2003)","DOI":"10.1145\/775832.775986"},{"key":"1_CR28","doi-asserted-by":"crossref","unstructured":"Ziegler, H., So, B., Hall, M., Diniz, P.: Coarse-grain pipelining on multiple FPGA architectures. In: Proc. IEEE Symp. FPGAs for Custom Computing Machines (April 2002)","DOI":"10.1109\/FPGA.2002.1106663"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-24644-2_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T14:10:34Z","timestamp":1740838234000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-24644-2_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540211990","9783540246442"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-24644-2_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}