{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:10:29Z","timestamp":1725574229942},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540211990"},{"type":"electronic","value":"9783540246442"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-24644-2_6","type":"book-chapter","created":{"date-parts":[[2011,1,7]],"date-time":"2011-01-07T12:00:18Z","timestamp":1294401618000},"page":"77-92","source":"Crossref","is-referenced-by-count":4,"title":["Compiler-Assisted Cache Replacement: Problem Formulation and Performance Evaluation"],"prefix":"10.1007","author":[{"given":"Hongbo","family":"Yang","sequence":"first","affiliation":[]},{"given":"R.","family":"Govindarajan","sequence":"additional","affiliation":[]},{"given":"Guang R.","family":"Gao","sequence":"additional","affiliation":[]},{"given":"Ziang","family":"Hu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"6_CR1","volume-title":"Optimizing Compilers for Modern Architectures","author":"R. Allen","year":"2002","unstructured":"Allen, R., Kennedy, K.: Optimizing Compilers for Modern Architectures. Morgan Kaufmann Publishers, San Francisco (2002)"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Anantharaman, S., Pande, S.: Compiler optimization for real time execution of loops on limited memory embedded systems. In: Proceedings of 1998 IEEE Real-Time Systems Symposium, Madrid, Spain (December 1998)","DOI":"10.1109\/REAL.1998.739740"},{"key":"6_CR3","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.: The SimpleScalar tool set, version 2.0. Technical Report 1342, Computer Sciences Department, Univ. of Wisconsin (1997)","DOI":"10.1145\/268806.268810"},{"key":"6_CR4","unstructured":"Burger, D.C., Goodman, J.R., K\u00e4gi, A.: The declining effectiveness of dynamic caching for general-purpose microprocessors. Technical Report WMADISONCS CS-TR-95-1261, University of Wisconsin-Madison, Computer Sciences Department (1995)"},{"key":"6_CR5","first-page":"53","volume-title":"Proc. of SIGPLAN PLDI 1990","author":"D. Callahan","year":"1990","unstructured":"Callahan, D., Carr, S., Kennedy, K.: Improving register allocation for subscripted variables. In: Proc. of SIGPLAN PLDI 1990, June 1990, pp. 53\u201365. White Plains, N.Y (1990)"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Chi, C.-H., Dietz, H.: Improving cache performance by selective cache bypass. In: Twenty-Second Annual Hawaii International Conference on System Sciences, pp. 277\u2013285 (1989)","DOI":"10.1109\/HICSS.1989.47168"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Chi, C.-H., Dietz, H.: Unified management of registers and cache using liveness and cache bypass. In: Proc. of SIGPLAN PLDI 1989, Portland, Ore., June 1989, pp. 344\u2013355 (1989)","DOI":"10.1145\/73141.74849"},{"key":"6_CR8","unstructured":"Cormen, T.H., Leiserson, C.E., Rivest, R.L.: Introduction to algorithms. MIT Press and McGraw-Hill Book Company (1992)"},{"key":"6_CR9","unstructured":"Intel Corp. Intel Itanium 2 Processor Reference Manual for Software Development and Optimization (June 2002)"},{"issue":"5","key":"6_CR10","doi-asserted-by":"publisher","first-page":"587","DOI":"10.1016\/0743-7315(88)90014-7","volume":"5","author":"D. Gannon","year":"1988","unstructured":"Gannon, D., Jalby, W., Gallivan, K.: Strategies for cache and local memory management by global programming transformation. Journal of Parallel and Distributed Computing\u00a05(5), 587\u2013616 (1988)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"6_CR11","series-title":"Lecture Notes in Computer Science","volume-title":"Languages and Compilers for Parallel Computing","author":"G.R. Gao","year":"1997","unstructured":"Gao, G.R., Sarkar, V., Han, S.: Locality analysis for distributed shared-memory multiprocesors. In: Sehr, D., Banerjee, U., Gelernter, D., Nicolau, A., Padua, D.A. (eds.) LCPC 1996. LNCS, vol.\u00a01239. Springer, Heidelberg (1997)"},{"key":"6_CR12","doi-asserted-by":"crossref","unstructured":"Ghosh, S., Martonosi, M., Malik, S.: Cache miss equations: An analytical representation of cache misses. In: Conf. Proc., 1997 Intl. Conf. on Supercomputing, Vienna, Austria, July 1997, pp. 317\u2013324 (1997)","DOI":"10.1145\/263580.263657"},{"key":"6_CR13","volume-title":"Computer Architecture: A Quantitative Approach","author":"J.L. Hennessy","year":"1996","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach, 2nd edn. Morgan Kaufmann Pub., Inc., San Francisco (1996)","edition":"2"},{"issue":"4","key":"6_CR14","doi-asserted-by":"publisher","first-page":"438","DOI":"10.1016\/0743-7315(88)90007-X","volume":"5","author":"J. Lee","year":"1988","unstructured":"Lee, J., Shragowitz, E., Sahni, S.: A hypercube algorithm for the 0\/1 knapsack problem. Journal of Parallel and Distributed Computing\u00a05(4), 438\u2013456 (1988)","journal-title":"Journal of Parallel and Distributed Computing"},{"issue":"4","key":"6_CR15","doi-asserted-by":"publisher","first-page":"288","DOI":"10.1145\/329466.329484","volume":"17","author":"K.S. McKinley","year":"1999","unstructured":"McKinley, K.S., Temam, O.: Quantifying loop nest locality using spec\u201995 and the perfect benchmarks. ACM Transactions on Computer Systems (TOCS)\u00a017(4), 288\u2013336 (1999)","journal-title":"ACM Transactions on Computer Systems (TOCS)"},{"key":"6_CR16","unstructured":"Mowry, T.: Tolerating Latency Through Software-Controlled Data Prefetching. PhD thesis, Stanford University (1994)"},{"issue":"2","key":"6_CR17","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1145\/375977.375978","volume":"6","author":"P.R. Panda","year":"2001","unstructured":"Panda, P.R., Catthoor, F., Dutt, N.D., Danckaert, K., Brockmeyer, E., Kulkarni, C., Vandercappelle, A., Kjeldsberg, P.G.: Data and memory optimization techniques for embedded systems. ACM Transactions on Design Automation of Electronic Systems (TODAES)\u00a06(2), 149\u2013206 (2001)","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"},{"key":"6_CR18","doi-asserted-by":"crossref","unstructured":"Sarkar, V., Megdido, N.: An analytical model for loop tiling and its solution. In: Proceedings of IEEE 2000 International Symposium on Performance Analysis of Systems and Software, Austin, TX (April 2000)","DOI":"10.1109\/ISPASS.2000.842294"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Wang, Z., McKinley, K.S., Rosenberg, A.L., Weems, C.C.: Using the compiler to improve cache replacement decisions. In: Proceedings of the 11th International Conference on Parallel Architecture and Compilation Techniques (PACT 2002), Charlottesville, Virginia (Sept 2002)","DOI":"10.1109\/PACT.2002.1106018"},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"Wolf, M.E., Lam, M.S.: A data locality optimizing algorithm. In: Proc. of SIGPLAN PLDI 1991, Toronto, Ont, June 1991, pp. 30\u201344 (1991)","DOI":"10.1145\/113445.113449"},{"key":"6_CR21","doi-asserted-by":"crossref","unstructured":"Wolf, M.E., Maydan, D.E., Chen, D.-K.: Combining loop transformations considering caches and scheduling. In: Proc. of MICRO-29, Paris, December 1996, pp. 274\u2013286 (1996)","DOI":"10.1109\/MICRO.1996.566468"},{"key":"6_CR22","unstructured":"Yang, H., Govindarajan, R., Gao, G.R., Hu, Z.: A problem formulation of assisting cache replacement by compiler. Technical Report 47, Computer Architecture and Parallel Systems Laboratory, University of Delaware (2003)"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-24644-2_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T17:29:15Z","timestamp":1559928555000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-24644-2_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540211990","9783540246442"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-24644-2_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}