{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:36:16Z","timestamp":1761647776776},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540209966"},{"type":"electronic","value":"9783540246602"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-24660-2_25","type":"book-chapter","created":{"date-parts":[[2010,8,2]],"date-time":"2010-08-02T15:18:44Z","timestamp":1280762324000},"page":"324-338","source":"Crossref","is-referenced-by-count":24,"title":["A 1 Gbit\/s Partially Unrolled Architecture of Hash Functions SHA-1 and SHA-512"],"prefix":"10.1007","author":[{"given":"Roar","family":"Lien","sequence":"first","affiliation":[]},{"given":"Tim","family":"Grembowski","sequence":"additional","affiliation":[]},{"given":"Kris","family":"Gaj","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"25_CR1","unstructured":"NIST Cryptographic Toolkit, available at \n                    \n                      http:\/\/csrc.nist.gov\/CryptoToolkit\/"},{"key":"25_CR2","unstructured":"Xilinx, Inc.: Virtex 2.5 V Field Programmable Gate Arrays, available at \n                    \n                      http:\/\/www.xilinx.com"},{"key":"25_CR3","unstructured":"ALMA Technologies web page, available at \n                    \n                      http:\/\/www.alma-tech.com"},{"key":"25_CR4","unstructured":"Amphion Semiconductor web page, available at \n                    \n                      http:\/\/www.amphion.com"},{"key":"25_CR5","unstructured":"Bisquare Systems Private Limited web page, available at \n                    \n                      http:\/\/www.bisquare.com"},{"key":"25_CR6","unstructured":"Helion Technology Limited web page, available at \n                    \n                      http:\/\/www.heliontech.com"},{"key":"25_CR7","unstructured":"Intron, Ltd. Web page, available at \n                    \n                      http:\/\/www.intron.lviv.ua"},{"key":"25_CR8","unstructured":"Ocean Logic Pty Ltd web page, available at \n                    \n                      http:\/\/www.ocean-logic.com"},{"key":"25_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1007\/3-540-45811-5_6","volume-title":"Information Security","author":"T. Grembowski","year":"2002","unstructured":"Grembowski, T., Lien, R., Gaj, K., Nguyen, N., Bellows, P., Flidr, J., Lehman, T., Schott, B.: Comparative Analysis of the Hardware Implementations of Hash Functions SHA-1 and SHA-512. In: Chan, A.H., Gligor, V.D. (eds.) ISC 2002. LNCS, vol.\u00a02433, pp. 75\u201389. Springer, Heidelberg (2002)"},{"key":"25_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"869","DOI":"10.1007\/978-3-540-45234-8_84","volume-title":"Field Programmable Logic and Application","author":"P. Bellows","year":"2003","unstructured":"Bellows, P., Flidr, J., Gharai, L., Perkins, C., Chodowiec, P., Gaj, K.: IPsec-Protected Transport of HDTV over IP. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 869\u2013879. Springer, Heidelberg (2003)"},{"key":"25_CR11","unstructured":"Deepakumara, J., Heys, H.M., Venkatesan, R.: FPGA Implementation of MD5 Hash Algorithm. In: Proc. IEEE Canadian Conference on Electrical and Computer Engineering (CCECE 2001), Toronto, Ontario (May 2001), available at \n                    \n                      http:\/\/www.engr.mun.ca\/~howard\/PAPERS\/ccece_2001.pdf"},{"key":"25_CR12","unstructured":"Hoare, R., Menon, P., Ramos, M.: 427 Mbits\/sec Hardware Implementation of the SHA-1 Algorithm in an FPGA, International Association of Science and Technology for Development (IASTED) Journal (2002)"},{"key":"25_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"577","DOI":"10.1007\/3-540-46117-5_60","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"K.K. Ting","year":"2002","unstructured":"Ting, K.K., Yuen, S.C.L., Lee, K.H., Leong, P.H.W.: An FPGA Based SHA-256 Processor. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, p. 577. Springer, Heidelberg (2002)"},{"key":"25_CR14","unstructured":"Kang, K.Y., Kim, D.W., Kwon, T.W., Choi, J.R.: Hash Function Processor Using Resource Sharing for IPSec, In: Proc. International Technical Conference On Circuit\/ Systems, Computers and Communications (2002)"},{"key":"25_CR15","unstructured":"Crypto++, free C++ class library of cryptographic schemes, available at \n                    \n                      http:\/\/www.eskimo.com\/~weidai\/cryptlib.html"},{"key":"25_CR16","unstructured":"Digital Signature Standard Validation System (DSSVS) User\u2019s Guide, available at \n                    \n                      http:\/\/csrc.nist.gov\/cryptval\/shs.html"},{"key":"25_CR17","unstructured":"McCurley, K.S.: A Fast Portable Implementation of the Secure Hash Algorithm, Sandia National Laboratories Technical Report SAND93\u20132591"},{"key":"25_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"298","DOI":"10.1007\/3-540-68697-5_23","volume-title":"Advances in Cryptology - CRYPTO \u201996","author":"A. Bosselaers","year":"1996","unstructured":"Bosselaers, A., Govaerts, R., Vandewalle, J.: Fast Hashing on the Pentium. In: Koblitz, N. (ed.) CRYPTO 1996. LNCS, vol.\u00a01109, pp. 298\u2013312. Springer, Heidelberg (1996)"},{"key":"25_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1007\/3-540-69053-0_24","volume-title":"Advances in Cryptology - EUROCRYPT \u201997","author":"A. Bosselaers","year":"1997","unstructured":"Bosselaers, A., Govaerts, R., Vandewalle, J.: SHA: A Design for Parallel Architectures? In: Fumy, W. (ed.) EUROCRYPT 1997. LNCS, vol.\u00a01233, pp. 348\u2013362. Springer, Heidelberg (1997)"},{"key":"25_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"165","DOI":"10.1007\/3-540-46035-7_11","volume-title":"Advances in Cryptology - EUROCRYPT 2002","author":"J. Nakajima","year":"2002","unstructured":"Nakajima, J., Matsui, M.: Performance Analysis and Parallel Implementation of Dedicated Hash Functions. In: Knudsen, L.R. (ed.) EUROCRYPT 2002. LNCS, vol.\u00a02332, pp. 165\u2013180. Springer, Heidelberg (2002)"}],"container-title":["Lecture Notes in Computer Science","Topics in Cryptology \u2013 CT-RSA 2004"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-24660-2_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,17]],"date-time":"2019-03-17T17:34:41Z","timestamp":1552844081000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-24660-2_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540209966","9783540246602"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-24660-2_25","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}