{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:43:40Z","timestamp":1725565420988},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540220565"},{"type":"electronic","value":"9783540247098"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-24709-8_28","type":"book-chapter","created":{"date-parts":[[2010,9,11]],"date-time":"2010-09-11T01:43:48Z","timestamp":1284169428000},"page":"262-271","source":"Crossref","is-referenced-by-count":1,"title":["Parallel Testing Method by Partitioning Circuit Based on the Exhaustive Test"],"prefix":"10.1007","author":[{"given":"Wu Woan","family":"Kim","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"28_CR1","volume-title":"Fault Tolerant and fault testable hardware design","author":"P.K. Lala","year":"1985","unstructured":"Lala, P.K.: Fault Tolerant and fault testable hardware design. Prentice Hall International, New York (1985)"},{"key":"28_CR2","doi-asserted-by":"crossref","unstructured":"Seiberman, G.M., Spillinger, I.: Functional Fault Simulation as a Guide for Biased-Random Test Pattern Generation. IEEE Transactions on Computer\u00a040(1) (January 1991)","DOI":"10.1109\/12.67321"},{"key":"28_CR3","unstructured":"Tomas, S.P., Shen, J.P.: A survey of: functional level testing and testability measures, Res. Rep. CMUCAD-83-18, CarnegiMellon Univ., Pittsburgh, PA (1983)"},{"key":"28_CR4","doi-asserted-by":"crossref","unstructured":"Rajski, J., Tyszer, J.: Recursive Pseudoexhaustive Test Pattern Generation. IEEE Transactions on Computer\u00a042(12) (December 1993)","DOI":"10.1109\/12.260644"},{"key":"28_CR5","doi-asserted-by":"publisher","first-page":"251","DOI":"10.1016\/0020-0255(92)90053-B","volume":"65","author":"A.K. Das","year":"1992","unstructured":"Das, A.K., Sanyal, A., Pal Chaudhuri, P.: On characterization of cellular automata with matrix algebra. Inform. Sci.\u00a065, 251\u2013277 (1992)","journal-title":"Inform. Sci."},{"key":"28_CR6","volume-title":"Digital Systems Testing and Testable Design","author":"M. Abramovici","year":"1990","unstructured":"Abramovici, M., Breuer, M.A., Friedman, A.D.: Digital Systems Testing and Testable Design. Computer Science Press, New York (1990)"},{"key":"28_CR7","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/TC.1984.1676477","volume":"C-33","author":"E.J. McCluskey","year":"1984","unstructured":"McCluskey, E.J.: Verification testing - A pseudoexhaustive test technique. IEEE Trans. Comput.\u00a0C-33, 541\u2013546 (1984)","journal-title":"IEEE Trans. Comput."},{"key":"28_CR8","unstructured":"Sobelman, G.E., Chen, C.H.: An eficient approach to pseudoexhaustive test generation for BIST design. In: Proc. ICCD, pp. 576\u2013579 (1989)"},{"key":"28_CR9","series-title":"Principle and Practice","volume-title":"Fault-tolerance","author":"T. Anderson","year":"1981","unstructured":"Anderson, T., Lee, P.: Fault-tolerance. Principle and Practice. Prentice-Hall International, New York (1981)"},{"key":"28_CR10","doi-asserted-by":"crossref","unstructured":"Sellers, F.F.: Analyzing errors with the Boolean difference. IEEE Trans. Comput., 676\u2013683 (July 1968)","DOI":"10.1109\/TC.1968.227417"},{"key":"28_CR11","volume-title":"Fault-Tolerant Computing","author":"D.K. Pradahan","year":"1986","unstructured":"Pradahan, D.K.: Fault-Tolerant Computing. Prentice-Hall, Englewood Cliffs (1986)"},{"issue":"6","key":"28_CR12","doi-asserted-by":"publisher","first-page":"668","DOI":"10.1109\/T-C.1975.224279","volume":"24","author":"K.P. Parker","year":"1975","unstructured":"Parker, K.P., McCluskey, E.J.: Probablistic Treatment of General Combinational Networks. IEEE Trans. Computers\u00a024(6), 668\u2013670 (1975)","journal-title":"IEEE Trans. Computers"},{"key":"28_CR13","volume-title":"Fault-Tolerant Computer System Design","author":"D.K. Pradahan","year":"1993","unstructured":"Pradahan, D.K.: Fault-Tolerant Computer System Design. Prentice-Hall International, New York (1993)"},{"key":"28_CR14","unstructured":"Konijnenburg, M.H., Van De Goor, A.J., Van der Linden, J.T.: Circuit Partitioned Automatic Test Pattern Generation Constrained by Three-State Buses and Ristrictors. In: 5th Asian Test Symposium (ATS 1996), November 1996, pp. 29\u201333 (1996)"},{"key":"28_CR15","doi-asserted-by":"crossref","unstructured":"Chang, D., Marek-Sadowska, M.: Partitioning Sequential Circuits on Dynamically Reconfigurable FPGAs. IEEE Transactions on Computers, 565\u2013578 (June 1999)","DOI":"10.1109\/12.773794"},{"key":"28_CR16","doi-asserted-by":"crossref","unstructured":"Huang, D.J., Kahng, A.B.: When Clusters Meet Partitions: New Density-Based Methods for Circuit Decomposition. In: Proc. of EDTC, March 1995, pp. 60\u201364 (1995)","DOI":"10.1109\/EDTC.1995.470419"},{"key":"28_CR17","unstructured":"Wiklund, K.: A gate Level Fault Simulation Toolkit, Charmers University of Technonology, Gothenburg, Sweden, Tech. Report 00-17 (2001)"}],"container-title":["Lecture Notes in Computer Science","Computational Science and Its Applications \u2013 ICCSA 2004"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-24709-8_28.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,19]],"date-time":"2020-11-19T04:54:59Z","timestamp":1605761699000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-24709-8_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540220565","9783540247098"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-24709-8_28","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}