{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:40:21Z","timestamp":1725565221450},"publisher-location":"Berlin, Heidelberg","reference-count":78,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540222613"},{"type":"electronic","value":"9783540277552"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27755-2_9","type":"book-chapter","created":{"date-parts":[[2010,9,14]],"date-time":"2010-09-14T03:48:13Z","timestamp":1284436093000},"page":"345-401","source":"Crossref","is-referenced-by-count":5,"title":["Synthesis of Asynchronous Hardware from Petri Nets"],"prefix":"10.1007","author":[{"given":"Josep","family":"Carmona","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jordi","family":"Cortadella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Victor","family":"Khomenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Allan, A., et al.: 2001 Technology Roadmap for Semiconductors. Computer, 42\u201353 (January 2002)","DOI":"10.1109\/2.976918"},{"key":"9_CR2","series-title":"International Series on Parallel Computation","volume-title":"Handshake Circuits: an Asynchronous Architecture for VLSI Programming","author":"K. Berkel van","year":"1993","unstructured":"van Berkel, K.: Handshake Circuits: an Asynchronous Architecture for VLSI Programming. International Series on Parallel Computation, vol.\u00a05. Cambridge University Press, Cambridge (1993)"},{"key":"9_CR3","series-title":"Lecture Notes in Computer Science","first-page":"397","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"E. Best","year":"1996","unstructured":"Best, E., Grahlmann, B.: PEP \u2013 more than a Petri Net Tool. In: Margaria, T., Steffen, B. (eds.) TACAS 1996. LNCS, vol.\u00a01055, pp. 397\u2013401. Springer, Heidelberg (1996)"},{"key":"9_CR4","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/ASYNC.2000.836967","volume-title":"Proc. of IEEE Symp. on Adv. Res. in Async. Cir. and Syst. (ASYNC 2000)","author":"I. Blunno","year":"2000","unstructured":"Blunno, I., Lavagno, L.: Automated synthesis of micro-pipelines from behavioral Verilog HDL. In: Proc. of IEEE Symp. on Adv. Res. in Async. Cir. and Syst (ASYNC 2000), pp. 84\u201392. IEEE CS Press, Los Alamitos (2000)"},{"key":"9_CR5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","volume-title":"Logic Minimisation Algorithms for VLSI Synthesis","author":"R. Brayton","year":"1984","unstructured":"Brayton, R., Hachtel, G., McMullen, C., Sangiovanni-Vincentelli, A.: Logic Minimisation Algorithms for VLSI Synthesis. Kluwer Academic Publishers, Dordrecht (1984)"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Bystrov, A., Yakovlev, A.: Asynchronous Circuit Synthesis by Direct Mapping: Interfacing to Environment. In: Proc. ASYNC 2002, Manchester (April 2002)","DOI":"10.1109\/ASYNC.2002.1000303"},{"key":"9_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36126-X_22","volume-title":"Formal Methods in Computer-Aided Design","author":"J. Carmona","year":"2002","unstructured":"Carmona, J., Cortadella, J.: Input\/Output Compatibility of Reactive Systems. In: Aagaard, M.D., O\u2019Leary, J.W. (eds.) FMCAD 2002. LNCS, vol.\u00a02517. Springer, Heidelberg (2002)"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Carmona, J., Cortadella, J.: ILP Models for the Synthesis of Asynchronous Control Circuits. In: Proc. International Conf. Computer-Aided Design (ICCAD), San Jose, California, USA (November 2003)","DOI":"10.1109\/ICCAD.2003.159771"},{"key":"9_CR9","unstructured":"Carmona, J., Cortadella, J., Pastor, E.: A structural encoding technique for the synthesis of asynchronous circuits. Fundamenta Informaticae, 135\u2013154 (April 2001)"},{"key":"9_CR10","unstructured":"Carrion, C., Yakovlev, A.: Design and Evaluation of Two Asynchronous Token Ring Adapters. Tech. Rep. CS-TR-562, School of Comp. Sci., Univ. of Newcastle (1996)"},{"key":"9_CR11","unstructured":"Chapiro, D.M.: Globally-Asynchronous Locally-Synchronous Systems. PhD thesis, Stanford University (October 1984)"},{"key":"9_CR12","doi-asserted-by":"publisher","first-page":"330","DOI":"10.1109\/DATE.2002.998294","volume-title":"Proc. of Design, Automation and Test in Europe (DATE 2002)","author":"T. Chelcea","year":"2002","unstructured":"Chelcea, T., Bardsley, A., Edwards, D., Nowick, S.M.: A burst-mode oriented back-end for the Balsa synthesis system. In: Proc. of Design, Automation and Test in Europe (DATE 2002), pp. 330\u2013337. IEEE CS Press, Los Alamitos (2002)"},{"key":"9_CR13","first-page":"407","volume-title":"Proc. International Conf. Computer Design (ICCD)","author":"T.-A. Chu","year":"1985","unstructured":"Chu, T.-A., Leung, C.K.C., Wanuga, T.S.: A design methodology for concurrent VLSI systems. In: Proc. International Conf. Computer Design (ICCD), pp. 407\u2013410. IEEE Computer Society Press, Los Alamitos (1985)"},{"key":"9_CR14","unstructured":"Chu, T. -A.: Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications. PhD Thesis, MIT\/LCS\/TR-393 (1987)"},{"issue":"2","key":"9_CR15","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1109\/43.980253","volume":"21","author":"J. Cortadella","year":"2002","unstructured":"Cortadella, J., Kishinevsky, M., Burns, S.M., Stevens, K.S., Kondratyev, A., Lavagno, L., Taubin, A., Yakovlev, A.: Lazy Transition Systems and Asynhronous Circuit Synthesis with Relative Timing Assumptions. IEEE Trans. of CAD\u00a021(2), 109\u2013130 (2002)","journal-title":"IEEE Trans. of CAD"},{"issue":"8","key":"9_CR16","doi-asserted-by":"publisher","first-page":"793","DOI":"10.1109\/43.644602","volume":"16","author":"J. Cortadella","year":"1997","unstructured":"Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: A Region-Based Theory for State Assignment in Speed-Independent Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a016(8), 793\u2013812 (1997)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"9_CR17","unstructured":"Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: Automatic Handshake Expansion and Reshuffling Using Concurrency Reduction. In: Proc. of HWPN 1998, pp. 86\u2013110 (1998)"},{"key":"9_CR18","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-55989-1","volume-title":"Logic Synthesis of Asynchronous Controllers and Interfaces","author":"J. Cortadella","year":"2002","unstructured":"Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: Logic Synthesis of Asynchronous Controllers and Interfaces. Springer, Heidelberg (2002)"},{"key":"9_CR19","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139166980","volume-title":"Digital Systems Engineering","author":"W.J. Dally","year":"1998","unstructured":"Dally, W.J., Poulton, J.W.: Digital Systems Engineering. Cambridge University Press, Cambridge (1998)"},{"issue":"8","key":"9_CR20","doi-asserted-by":"publisher","first-page":"727","DOI":"10.1109\/TC.1977.1674910","volume":"26","author":"R. David","year":"1977","unstructured":"David, R.: Modular design of asynchronous circuits defined by graphs. IEEE Transactions on Computers\u00a026(8), 727\u2013737 (1977)","journal-title":"IEEE Transactions on Computers"},{"key":"9_CR21","series-title":"TCS","volume-title":"Reachability in cyclic extended free-choice systems","author":"J. Desel","year":"1993","unstructured":"Desel, J., Esparza, J.: Reachability in cyclic extended free-choice systems. TCS, vol.\u00a0114. Elsevier Science Publishers B.V, Amsterdam (1993)"},{"issue":"1","key":"9_CR22","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1093\/comjnl\/45.1.12","volume":"45","author":"D. Edwards","year":"2002","unstructured":"Edwards, D., Bardsley, A.: Balsa: An asynchronous hardware synthesis language. The Computer Journal\u00a045(1), 12\u201318 (2002)","journal-title":"The Computer Journal"},{"key":"9_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"374","DOI":"10.1007\/3-540-65306-6_20","volume-title":"Lectures on Petri Nets I: Basic Models","author":"J. Esparza","year":"1998","unstructured":"Esparza, J.: Decidability and Complexity of Petri Net Problems \u2013 an Introduction. In: Reisig, W., Rozenberg, G. (eds.) APN 1998. LNCS, vol.\u00a01491, pp. 374\u2013428. Springer, Heidelberg (1998)"},{"key":"9_CR24","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1109\/CSD.2003.1207700","volume-title":"Proc. of the 3rd Int. Conf. Applications of Concurrency to System Design (ACSD 2003)","author":"J. Esparza","year":"2003","unstructured":"Esparza, J.: A Polynomial-Time Algorithm for Checking Consistency of Free-Choice Signal Transition Graphs. In: Proc. of the 3rd Int. Conf. Applications of Concurrency to System Design (ACSD 2003), June 2003, pp. 61\u201370. IEEE CS Press, Los Alamitos (2003)"},{"issue":"3","key":"9_CR25","first-page":"285","volume":"20","author":"J. Esparza","year":"2002","unstructured":"Esparza, J., R\u00f6mer, S., Vogler, W.: An Improvement of McMillan\u2019s Unfolding Algorithm. FMSD\u00a020(3), 285\u2013310 (2002)","journal-title":"FMSD"},{"key":"9_CR26","unstructured":"Ferguson, D., Hagedorn, M.: The Application of NULL Convention Logic to Microcontroller\/Microconverter Product. In: Second ACiD-WG Workshop, Munich (2002), http:\/\/www.scism.sbu.ac.uk\/ccsv\/ACiD-WG\/Workshop2FP5\/Programme\/"},{"key":"9_CR27","unstructured":"Furber, S.: Industrial take-up of asynchronous design, Keynote talk at the Second ACiD-WG Workshop, Munich (2002), http:\/\/www.scism.sbu.ac.uk\/ccsv\/ACiD-WG\/Workshop2FP5\/Programme\/"},{"key":"9_CR28","first-page":"145","volume-title":"Proc. of AINT 2000","author":"S.B. Furber","year":"2000","unstructured":"Furber, S.B., Efthymiou, A., Singh, M.: A Power-Efficient Duplex Communication System. In: Proc. of AINT 2000, pp. 145\u2013150. TU Delft, The Netherlands (2000)"},{"key":"9_CR29","unstructured":"Garc\u00eda Vall\u00e9s, F., Colom, J.M.: Structural analysis of signal transition graphs. In: Holdt In, D., Farwer, B., Stehr, M.O. (eds.) Proceedings of the Workshop Petri Nets in System Engineering (PNSE 1997), Modelling, Verification and Validation, Hamburg, Germany, September 25\u201326, pp. 123\u2013134 (1997), Published as report n 205 of the Computer Science Department of the University of Hamburg"},{"issue":"3","key":"9_CR30","doi-asserted-by":"crossref","first-page":"247","DOI":"10.3233\/FI-1999-37304","volume":"37","author":"K. Heljanko","year":"1999","unstructured":"Heljanko, K.: Using Logic Programs with Stable Model Semantics to Solve Deadlock and Reachability Problems for 1-Safe Petri Nets. Fundamentae Informaticae\u00a037(3), 247\u2013268 (1999)","journal-title":"Fundamentae Informaticae"},{"key":"9_CR31","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"371","DOI":"10.1007\/3-540-46002-0_26","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"K. Heljanko","year":"2002","unstructured":"Heljanko, K., Khomenko, V., Koutny, M.: Parallelization of the Petri Net Unfolding Algorithm. In: Katoen, J.-P., Stevens, P. (eds.) TACAS 2002. LNCS, vol.\u00a02280, pp. 371\u2013385. Springer, Heidelberg (2002)"},{"issue":"12","key":"9_CR32","doi-asserted-by":"publisher","first-page":"1133","DOI":"10.1109\/TC.1982.1675937","volume":"C-31","author":"L.A. Hollaar","year":"1982","unstructured":"Hollaar, L.A.: Direct implementation of asynchronous control units. IEEE Transactions on Computers\u00a0C-31(12), 1133\u20131141 (1982)","journal-title":"IEEE Transactions on Computers"},{"key":"9_CR33","volume-title":"Proc. of ICACSD 2004","author":"H.K. Kapoor","year":"2004","unstructured":"Kapoor, H.K., Josephs, M.B., Furey, D.P.: Verification and Implementation of Delay-Insensitive Processes in Restrictive Environments. In: Proc. of ICACSD 2004. IEEE Comp. Soc. Press, Los Alamitos (2004) (to appear)"},{"key":"9_CR34","doi-asserted-by":"crossref","unstructured":"Kapoor, H.K., Josephs, M.B.: Automatically decomposing specifications with concurrent outputs to resolve state coding conflicts in asynchronous logic synthesis. In: Proc. of DAC 2004 (2004) (to appear)","DOI":"10.1145\/996566.996788"},{"key":"9_CR35","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"410","DOI":"10.1007\/3-540-44618-4_30","volume-title":"CONCUR 2000 - Concurrency Theory","author":"V. Khomenko","year":"2000","unstructured":"Khomenko, V., Koutny, M.: LP Deadlock Checking Using Partial Order Dependencies. In: Palamidessi, C. (ed.) CONCUR 2000. LNCS, vol.\u00a01877, pp. 410\u2013425. Springer, Heidelberg (2000)"},{"key":"9_CR36","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"366","DOI":"10.1007\/3-540-44685-0_25","volume-title":"CONCUR 2001 - Concurrency Theory","author":"V. Khomenko","year":"2001","unstructured":"Khomenko, V., Koutny, M.: Towards An Efficient Algorithm for Unfolding Petri Nets. In: Larsen, K.G., Nielsen, M. (eds.) CONCUR 2001. LNCS, vol.\u00a02154, pp. 366\u2013380. Springer, Heidelberg (2001)"},{"key":"9_CR37","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"582","DOI":"10.1007\/3-540-45657-0_49","volume-title":"Computer Aided Verification","author":"V. Khomenko","year":"2002","unstructured":"Khomenko, V., Koutny, M., Vogler, V.: Canonical Prefixes of Petri Net Unfoldings. In: Brinksma, E., Larsen, K.G. (eds.) CAV 2002. LNCS, vol.\u00a02404, pp. 582\u2013595. Springer, Heidelberg (2002); Full version: Acta Informatica\u00a040(2), 95-118 (2003)"},{"key":"9_CR38","first-page":"338","volume-title":"Proc. of DATE 2002","author":"V. Khomenko","year":"2002","unstructured":"Khomenko, V., Koutny, M., Yakovlev, A.: Detecting State Coding Conflicts in STGs Using Integer Programming. In: Proc. of DATE 2002, pp. 338\u2013345. IEEE Comp. Soc. Press, Los Alamitos (2002)"},{"key":"9_CR39","first-page":"51","volume-title":"Proc. of ICACSD 2003","author":"V. Khomenko","year":"2003","unstructured":"Khomenko, V., Koutny, M., Yakovlev, A.: Detecting State Coding Conflicts in STG Unfoldings Using SAT. In: Proc. of ICACSD 2003, pp. 51\u201360. IEEE Comp. Soc. Press, Los Alamitos (2003); Full version: to appear in Special Issue on Best Papers from ICACSD 2003. Fundamenta Informaticae"},{"key":"9_CR40","volume-title":"Proc. of ICACSD 2004","author":"V. Khomenko","year":"2004","unstructured":"Khomenko, V., Koutny, M., Yakovlev, A.: Logic Synthesis Avoiding State Space Explosion. In: Proc. of ICACSD 2004, IEEE Comp. Soc. Press, Los Alamitos (2004), http:\/\/homepages.cs.ncl.ac.uk\/victor.khomenko\/home.formal\/papers\/papers.html ; Full version: Tech. Rep. CS-TR-813, School of Comp. Science, Univ. of Newcastle (to appear)"},{"key":"9_CR41","first-page":"206","volume-title":"Proc. of ASYNC 2000","author":"D.J. Kinniment","year":"2000","unstructured":"Kinniment, D.J., Gao, B., Yakovlev, A., Xia, F.: Towards asynchronous A-D conversion. In: Proc. of ASYNC 2000, pp. 206\u2013215. IEEE Comp. Soc. Press, Los Alamitos (2000)"},{"key":"9_CR42","series-title":"Series in Parallel Computing","volume-title":"Concurrent Hardware: The Theory and Practice of Self-Timed Design","author":"M. Kishinevsky","year":"1994","unstructured":"Kishinevsky, M., Kondratyev, A., Taubin, A., Varshavsky, V.: Concurrent Hardware: The Theory and Practice of Self-Timed Design. Series in Parallel Computing. John Wiley & Sons, Chichester (1994)"},{"issue":"4","key":"9_CR43","doi-asserted-by":"publisher","first-page":"107","DOI":"10.1109\/MDT.2002.1018139","volume":"19","author":"A. Kondratyev","year":"2002","unstructured":"Kondratyev, A., Lwin, K.: Design of asynchronous circuits using synchronous CAD tools. IEEE Design and Test of Computers\u00a019(4), 107\u2013117 (2002)","journal-title":"IEEE Design and Test of Computers"},{"key":"9_CR44","unstructured":"Low, K.S., Yakovlev, A.: Token Ring Arbiters: an Exercise in Asynchronous Logic Design with Petri Nets. Tech. Rep. CS-TR-537, School of Comp. Sci., Univ. of Newcastle (1995)"},{"key":"9_CR45","first-page":"926","volume-title":"Proc. of DATE 2003","author":"A. Madalinski","year":"2003","unstructured":"Madalinski, A., Bystrov, A., Khomenko, V., Yakovlev, A.: Visualisation and Resolution of Coding Conflicts in Asynchronous Circuit Design. In: Proc. of DATE 2003, pp. 926\u2013931. IEEE Comp. Soc. Press, Los Alamitos (2003); Full version: Special Issue on Best Papers from DATE 2003. IEE Proceedings: Computers & Digital Techniques\u00a0vol. 150(5), pp. 285\u2013293 (2003)"},{"key":"9_CR46","series-title":"Lecture Notes in Computer Science","first-page":"164","volume-title":"Computer Aided Verification","author":"K.L. McMillan","year":"1992","unstructured":"McMillan, K.L.: Using Unfoldings to Avoid State Explosion Problem in the Verification of Asynchronous Circuits. In: Probst, D.K., von Bochmann, G. (eds.) CAV 1992. LNCS, vol.\u00a0663, pp. 164\u2013174. Springer, Heidelberg (1992)"},{"key":"9_CR47","volume-title":"Synthesis and Optimisation of Digital Circuits","author":"G. Micheli De","year":"1994","unstructured":"De Micheli, G.: Synthesis and Optimisation of Digital Circuits. McGraw-Hill, New York (1994)"},{"key":"9_CR48","doi-asserted-by":"crossref","unstructured":"Moskewicz, S., Madigan, C., Zhao, Y., Zhang, L., Malik, S.: Chaff: Engineering an Efficient SAT Solver. In: Proc. of DAC 2001, pp. 530\u2013535. ASME Technical Publishing (2001)","DOI":"10.1145\/378239.379017"},{"key":"9_CR49","doi-asserted-by":"crossref","unstructured":"Murata, T.: Petri Nets: Properties, analysis and applications. Proceedings of the IEEE, 541\u2013580 (April 1989)","DOI":"10.1109\/5.24143"},{"issue":"11","key":"9_CR50","doi-asserted-by":"publisher","first-page":"1108","DOI":"10.1109\/43.736185","volume":"17","author":"E. Pastor","year":"1998","unstructured":"Pastor, E., Cortadella, J., Kondratyev, A., Roig, O.: Structural methods for the synthesis of speed-independent circuits. IEEE Transactions on Computer-Aided Design\u00a017(11), 1108\u20131129 (1998)","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"9_CR51","unstructured":"Patil, S.S., Dennis, J.B.: The description and realization of digital systems. In: Proceedings of the IEEE COMPCON, pp. 223\u2013226 (1972)"},{"key":"9_CR52","first-page":"222","volume-title":"Proc. of IEEE Symp. on Adv. Res. in Async. Cir. and Syst. (ASYNC 1996)","author":"M.A. Pe\u00f1a","year":"1996","unstructured":"Pe\u00f1a, M.A., Cortadella, J.: Combining process algebras and Petri nets for the specification and synthesis of asynchronous circuits. In: Proc. of IEEE Symp. on Adv. Res. in Async. Cir. and Syst (ASYNC 1996), pp. 222\u2013232. IEEE CS Press, Los Alamitos (1996)"},{"key":"9_CR53","unstructured":"Petri, C.A.: Kommunikation mit Automaten. PhD thesis, Bonn, Institut f\u00fcr Instrumentelle Mathematik (1962) (technical report Schriften des IIM Nr. 3)"},{"key":"9_CR54","unstructured":"Riocreux, P.: Private communication. UK Asynchronous Forum (2002)"},{"key":"9_CR55","first-page":"199","volume-title":"Proceedings of International Workshop on Timed Petri Nets","author":"L.Y. Rosenblum","year":"1985","unstructured":"Rosenblum, L.Y., Yakovlev, A.V.: Signal graphs: from self-timed to timed ones. In: Proceedings of International Workshop on Timed Petri Nets, Torino, Italy, July 1985, pp. 199\u2013207. IEEE Computer Society Press, Los Alamitos (1985)"},{"key":"9_CR56","volume-title":"Theory of Linear and Integer Programming","author":"A. Schrijver","year":"1998","unstructured":"Schrijver, A.: Theory of Linear and Integer Programming. John Wiley & Sons, Chichester (1998)"},{"key":"9_CR57","doi-asserted-by":"crossref","unstructured":"Semenov, A.: Verification and Synthesis of Asynchronous Control Circuits Using Petri Net Unfolding. PhD Thesis, University of Newcastle upon Tyne (1997)","DOI":"10.1145\/240518.240530"},{"key":"9_CR58","doi-asserted-by":"crossref","unstructured":"Shang, D., Xia, F., Yakovlev, A.: Asynchronous Circuit Synthesis via Direct Translation. In: Proc. Int. Symp. on Cir. and Syst. (ISCAS 2002), Scottsdale, Arizona (May 2002)","DOI":"10.1109\/ISCAS.2002.1010237"},{"key":"9_CR59","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1007\/3-540-65306-6_19","volume-title":"Lectures on Petri Nets I: Basic Models","author":"M. Silva","year":"1998","unstructured":"Silva, M., Teruel, E., Colom, J.M.: Linear algebraic and linear programming techniques for the analysis of place\/transition net systems. In: Reisig, W., Rozenberg, G. (eds.) APN 1998. LNCS, vol.\u00a01491, pp. 309\u2013373. Springer, Heidelberg (1998)"},{"volume-title":"Principles of Asynchronous Circuit Design: A Systems Perspective","year":"2001","key":"9_CR60","unstructured":"Spars\u00f8, J., Furber, S. (eds.): Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers, Dordrecht (2001)"},{"key":"9_CR61","doi-asserted-by":"crossref","unstructured":"Sokolov, D., Bystrov, A., Yakovlev, A.: STG optimisation in the direct mapping of asynchronous circuits. In: Proc. Design and Test in Europe (DATE), March 2003, pp. 932\u2013937 (2003)","DOI":"10.1109\/DATE.2003.1253725"},{"key":"9_CR62","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/CSD.2001.981775","volume-title":"Proc. of 2ndd Int. Conf. Applications of Concurrency to System Design (ACSD 2001)","author":"N. Starodoubtsev","year":"2001","unstructured":"Starodoubtsev, N., Bystrov, S., Goncharov, M., Klotchkov, I., Smirnov, A.: Towards Synthesis of Monotonic Circuits from STGs. In: Proc. of 2ndd Int. Conf. Applications of Concurrency to System Design (ACSD 2001), June 2001, pp. 179\u2013180. IEEE CS Press, Los Alamitos (2001)"},{"key":"9_CR63","first-page":"98","volume-title":"Proc. of ASYNC 2003","author":"N. Starodoubtsev","year":"2003","unstructured":"Starodoubtsev, N., Bystrov, S., Yakovlev, A.: Monotonic circuits with complete acknowledgement. In: Proc. of ASYNC 2003, Vancouver, pp. 98\u2013108. IEEE CS Press, Los Alamitos (2003)"},{"issue":"6","key":"9_CR64","doi-asserted-by":"publisher","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"I.E. Sutherland","year":"1989","unstructured":"Sutherland, I.E.: Micropipelines. Communications of the ACM\u00a032(6), 720\u2013738 (1989)","journal-title":"Communications of the ACM"},{"issue":"4","key":"9_CR65","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1007\/BF00709154","volume":"1","author":"A. Valmari","year":"1992","unstructured":"Valmari, A.: A stubborn attack on state explosion. Formal Methods in System Design\u00a01(4), 297\u2013322 (1992)","journal-title":"Formal Methods in System Design"},{"key":"9_CR66","unstructured":"Vanbekbergen, P.: Synthesis of Asynchronous Control Circuits from Graph-Theoretic Specifications. PhD thesis, Catholic University of Leuven (1993)"},{"key":"9_CR67","first-page":"184","volume-title":"Proc. of ICCAD 1990","author":"P. Vanbekbergen","year":"1990","unstructured":"Vanbekbergen, P., Catthoor, F., Goossens, G., De Man, H.: Optimised Synthesis of Asynchronous Control Circuits form Graph-Theoretic Specifications. In: Proc. of ICCAD 1990, pp. 184\u2013187. IEEE Comp. Soc. Press, Los Alamitos (1990)"},{"key":"9_CR68","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"497","DOI":"10.1007\/3-540-61363-3_27","volume-title":"Application and Theory of Petri Nets 1996","author":"V.I. Varshavsky","year":"1996","unstructured":"Varshavsky, V.I., Marakhovsky, V.B.: Asynchronous control device design by net model behavior simulation. In: Billington, J., Reisig, W. (eds.) ICATPN 1996. LNCS, vol.\u00a01091, pp. 497\u2013515. Springer, Heidelberg (1996)"},{"volume-title":"Self-Timed Control of Concurrent Processes: The Design of Aperiodic Logical Circuits in Computers and Discrete Systems","year":"1990","key":"9_CR69","unstructured":"Varshavsky, V.I. (ed.): Self-Timed Control of Concurrent Processes: The Design of Aperiodic Logical Circuits in Computers and Discrete Systems. KluwerAcademic Publishers, Dordrecht (1990)"},{"key":"9_CR70","first-page":"141","volume-title":"Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems","author":"T. Villiger","year":"2003","unstructured":"Villiger, T., Kslin, H., Grkaynak, F.K., Oetiker, S., Fichtner, W.: Self-timed ring for globally-asynchronous locally-synchronous systems. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, May 2003, pp. 141\u2013150. IEEE Computer Society Press, Los Alamitos (2003)"},{"key":"9_CR71","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"152","DOI":"10.1007\/3-540-36190-1_5","volume-title":"Concurrency and Hardware Design","author":"W. Vogler","year":"2002","unstructured":"Vogler, W., Wollowski, R.: Decomposition in asynchronous circuit design. In: Cortadella, J., Yakovlev, A., Rozenberg, G. (eds.) Concurrency and Hardware Design. LNCS, vol.\u00a02549, pp. 152\u2013190. Springer, Heidelberg (2002)"},{"issue":"1","key":"9_CR72","first-page":"39","volume":"12","author":"A. Yakovlev","year":"1998","unstructured":"Yakovlev, A.: Designing Control Logic for Counterflow Pipeline Processor Using Petri nets. FMSD\u00a012(1), 39\u201371 (1998)","journal-title":"FMSD"},{"key":"9_CR73","unstructured":"Yakovlev, A., Furber, S., Krenz, R.: Design, Analysis and Implementation of a Self-timed Duplex Communication System, CS-TR-761, Dept. Computing Science, Univ. of Newcastle upon Tyne (March 2002), http:\/\/www.cs.ncl.ac.uk\/people\/alex.yakovlev\/home.informal\/some_papers\/duplex-TR.ps"},{"key":"9_CR74","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"154","DOI":"10.1007\/3-540-65307-4_49","volume-title":"Lectures on Petri Nets II: Applications","author":"A. Yakovlev","year":"1998","unstructured":"Yakovlev, A., Koelmans, A.: Petri nets and Digital Hardware Design Lectures on Petri Nets II: Applications. In: Reisig, W., Rozenberg, G. (eds.) APN 1998. LNCS, vol.\u00a01492, pp. 154\u2013236. Springer, Heidelberg (1998)"},{"key":"9_CR75","unstructured":"Yakovlev, A., Petrov, A.: Petri Nets and Asynchronous Bus Controller Design. In: Proc. of ICATPN 1990, pp. 244\u2013262 (1990)"},{"key":"9_CR76","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/WCADM.1995.514640","volume-title":"Proc. of 2nd Working Conference on Asynchronous Design Methdologies","author":"A. Yakovlev","year":"1995","unstructured":"Yakovlev, A., Varshavsky, V., Marakhovsky, V., Semenov, A.: Designing an asynchronous pipeline token ring interface. In: Proc. of 2nd Working Conference on Asynchronous Design Methdologies, London, May 1995, pp. 32\u201341. IEEE Comp. Society Press, N.Y (1995)"},{"key":"9_CR77","volume-title":"Proceedings of ASYNC 2004","author":"T. Yoneda","year":"2004","unstructured":"Yoneda, T., Myers, C.: Synthesis of Speed Independent Circuits based on Decomposition. In: Proceedings of ASYNC 2004, Heraklion, Greece, April 2004. IEEE CS Press, Los Alamitos (2004)"},{"key":"9_CR78","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1007\/3-540-45657-0_2","volume-title":"Computer Aided Verification","author":"L. Zhang","year":"2002","unstructured":"Zhang, L., Malik, S.: The Quest for Efficient Boolean Satisfiability Solvers. In: Brinksma, E., Larsen, K.G. (eds.) CAV 2002. LNCS, vol.\u00a02404, pp. 17\u201336. Springer, Heidelberg (2002)"}],"container-title":["Lecture Notes in Computer Science","Lectures on Concurrency and Petri Nets"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27755-2_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,3]],"date-time":"2021-05-03T03:23:32Z","timestamp":1620012212000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27755-2_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540222613","9783540277552"],"references-count":78,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27755-2_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}