{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:16:15Z","timestamp":1725574575271},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540223771"},{"type":"electronic","value":"9783540277767"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27776-7_41","type":"book-chapter","created":{"date-parts":[[2011,1,10]],"date-time":"2011-01-10T17:33:28Z","timestamp":1294680808000},"page":"393-402","source":"Crossref","is-referenced-by-count":8,"title":["A Low-Power Multithreaded Processor for Baseband Communication Systems"],"prefix":"10.1007","author":[{"given":"Michael","family":"Schulte","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Glossner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suman","family":"Mamidi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mayan","family":"Moudgill","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stamatis","family":"Vassiliadis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"41_CR1","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous Multithreading: Maximizing onchip Parallelism. In:22nd Annual International Symposium on Computer Architecture, pp.392-403 (June 1995)","DOI":"10.1145\/225830.224449"},{"issue":"1","key":"41_CR2","doi-asserted-by":"publisher","first-page":"120","DOI":"10.1109\/MCOM.2003.1166669","volume":"41","author":"J. Glossner","year":"2003","unstructured":"Glossner, J., Iancu, D., Lu, J., Hokenek, E., Moudgill, M.: A Software Defined Communications Baseband Design. IEEE Communications Magazine\u00a041(1), 120\u2013128 (2003)","journal-title":"IEEE Communications Magazine"},{"issue":"11","key":"41_CR3","first-page":"70","volume":"19","author":"J. Glossner","year":"2002","unstructured":"Glossner, J., Raja, T., Hokenek, E., Moudgill, M.: A Multithreaded Processor Architecture for SDR. The Proceedings of the Korean Institute of Communication Sciences\u00a019(11), 70\u201384 (2002)","journal-title":"The Proceedings of the Korean Institute of Communication Sciences"},{"key":"41_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"307","DOI":"10.1007\/3-540-45874-3_18","volume-title":"Embedded Processor Design Challenges","author":"J. Glossner","year":"2002","unstructured":"Glossner, J., Schulte, M., Vassiliadis, S.: A Java-Enabled DSP. In: Deprettere, F., Teich, J., Vassiliadis, S. (eds.) SAMOS 2001. LNCS, vol.\u00a02268, pp. 307\u2013325. Springer, Heidelberg (2002)"},{"issue":"2","key":"41_CR5","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/79.664702","volume":"15","author":"N. Seshan","year":"1998","unstructured":"Seshan, N.: High VelociTI Processing: Texas Instruments VLIW DSP Architecture. IEEE Signal Processing Magazine\u00a015(2), 86\u2013101 (1998)","journal-title":"IEEE Signal Processing Magazine"},{"key":"41_CR6","doi-asserted-by":"crossref","first-page":"41","DOI":"10.7551\/mitpress\/5239.003.0006","volume-title":"Parallel MIMD Computation: HEP Supercomputer and Its Applications","author":"B.J. Smith","year":"1985","unstructured":"Smith, B.J.: The Architecture of HEP. In: Kowalik, J.S. (ed.) Parallel MIMD Computation: HEP Supercomputer and Its Applications, pp. 41\u201355. MIT Press, Cambridge (1985)"},{"issue":"1","key":"41_CR7","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1145\/641865.641867","volume":"35","author":"T. Ungerer","year":"2003","unstructured":"Ungerer, T., Robi\u010d, B., \u0160ilc, J.: A Survey of Processors with Explicit Multithreading. ACM Computing Surveys\u00a035(1), 29\u201363 (2003)","journal-title":"ACM Computing Surveys"},{"key":"41_CR8","doi-asserted-by":"crossref","unstructured":"Seng, J.S., Tullsen, D.M., Cai, G.Z.N.: Power-Sensitive Multithreaded Architecture.In: International Conference on Computer Design, pp.199-208 (September 2000)","DOI":"10.1109\/ICCD.2000.878286"},{"key":"41_CR9","unstructured":"Sebot, J., Drach, N.: SIMD Extensions: Reducing Power Consumption on a Superscalar Processor for Multimedia Applications. Cool Chips IV (April 2001)"},{"key":"41_CR10","doi-asserted-by":"crossref","unstructured":"Lee, R.B.: Subword Permutation Instructions for Two-Dimensional Multimedia Processing in MicroSIMD Architectures.In: Proceedings of the IEEE 11th International Conference on Application-Specific Systems, Architectures and Processor, pp.3-14 (July 2000)","DOI":"10.1109\/ASAP.2000.862373"},{"key":"41_CR11","unstructured":"Parhami, B.: Computer Arithmetic: Algorithms and Hardware Designs. Oxford University Press, New York (2000)"}],"container-title":["Lecture Notes in Computer Science","Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27776-7_41.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,2]],"date-time":"2024-04-02T22:35:23Z","timestamp":1712097323000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27776-7_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540223771","9783540277767"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27776-7_41","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}