{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T16:10:11Z","timestamp":1740845411636,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540223771"},{"type":"electronic","value":"9783540277767"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27776-7_43","type":"book-chapter","created":{"date-parts":[[2011,1,10]],"date-time":"2011-01-10T17:33:28Z","timestamp":1294680808000},"page":"413-422","source":"Crossref","is-referenced-by-count":6,"title":["HIBI v.2 Communication Network for System-on-Chip"],"prefix":"10.1007","author":[{"given":"Erno","family":"Salminen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vesa","family":"Lahtinen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tero","family":"Kangas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jouni","family":"Riihim\u00e4ki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kimmo","family":"Kuusilinna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timo D.","family":"H\u00e4m\u00e4l\u00e4inen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"43_CR1","unstructured":"Chang, H., et al.: Surviving SoC Revolution. Kluwer Academic Publishers, Norwell (1999)"},{"key":"43_CR2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5037-2","volume-title":"Reuse Methodology Manual","author":"M. Keating","year":"1999","unstructured":"Keating, M., Bricaud, P.: Reuse Methodology Manual, 2nd edn. Kluwer Academic Publishers, Norwell (1999)","edition":"2"},{"key":"43_CR3","doi-asserted-by":"crossref","unstructured":"Rowson, J.A., Sangiovanni-Vincentelli, A.: Interface-Based Design. In: proc. DAC, pp.178-183 (1997)","DOI":"10.1145\/266021.266060"},{"issue":"12","key":"43_CR4","doi-asserted-by":"publisher","first-page":"1523","DOI":"10.1109\/43.898830","volume":"19","author":"K. Keutzer","year":"2000","unstructured":"Keutzer, K., et al.: System-Level Design: Orthogonalization of Concerns and Platform-Based Design. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems\u00a019(12), 1523\u20131543 (2000)","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"43_CR5","volume-title":"Interconnection Networks for High-Performance Parallel Computers","author":"I.D. Scherson","year":"1994","unstructured":"Scherson, I.D., Youssef, A.S.: Interconnection Networks for High-Performance Parallel Computers. IEEE Computer Society Press, Los Alamitos (1994)"},{"volume-title":"Interconnection Networks for Multiprocessors and Multicomputers Theory and Practice","year":"1994","key":"43_CR6","unstructured":"Varma, A., Raghavendra, C.S. (eds.): Interconnection Networks for Multiprocessors and Multicomputers Theory and Practice. IEEE Computer Society Press, Los Alamitos (1994)"},{"volume-title":"Advanced Multiprocessor Bus Architectures","year":"1995","key":"43_CR7","unstructured":"Zalewski, J. (ed.): Advanced Multiprocessor Bus Architectures. IEEE Computer Society Press, Los Alamitos (1995)"},{"key":"43_CR8","doi-asserted-by":"crossref","unstructured":"Park, J.H., et al.: MPEG-4 video codec on an ARM and AMBA. In: proc. Workshop and Exhibition on MPEG-4, pp.95-98 (2001)","DOI":"10.1109\/MPEG.2001.996457"},{"issue":"5","key":"43_CR9","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/54.953269","volume":"18","author":"S. Dutta","year":"2001","unstructured":"Dutta, S., et al.: Viper: A Multiprocessor SoC for Advanced Set-Top Box and Digital TV Systems. IEEE Design and Test of Computers, vol\u00a018(5), 21\u201331 (2001)","journal-title":"IEEE Design and Test of Computers, vol"},{"key":"43_CR10","unstructured":"ARM Limited: AMBA Specification Rev 2.0. (1999)"},{"key":"43_CR11","unstructured":"Sonics Inc.: Sonics uNetworks Technical Overview Revision A21-1 (2000)"},{"key":"43_CR12","doi-asserted-by":"crossref","unstructured":"Salminen, E., et al.: Overview of Bus-based System-On-Chip Interconnections. In: proc. ISCAS, pp.II-372 - II-375 (2002)","DOI":"10.1109\/ISCAS.2002.1011002"},{"issue":"1","key":"43_CR13","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., de Micheli, G.: Networks on chips: A New SoC Paradigm. Computer\u00a035(1), 70\u201378 (2002)","journal-title":"Computer"},{"key":"43_CR14","doi-asserted-by":"crossref","unstructured":"Jantsch, A., Tenhunen, H. (eds.): Networks on Chip. Kluwer Academic Publishers, Dordrecht (2003)","DOI":"10.1007\/b105353"},{"key":"43_CR15","unstructured":"Moraes, F., et al.: A Low Area Overhead Packet-Switched Network on Chip: Architecture and Prototyping. In: proc. IFIP VLSI-SOC, pp.174-179 (2003)"},{"issue":"5","key":"43_CR16","doi-asserted-by":"publisher","first-page":"294","DOI":"10.1049\/ip-cdt:20030830","volume":"150","author":"E. Rijpkema","year":"2003","unstructured":"Rijpkema, E., et al.: Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Network on Chip (Extended version). IEEE Proc. Computers and Digital Techniques\u00a0150(5), 294\u2013302 (2003)","journal-title":"IEEE Proc. Computers and Digital Techniques"},{"key":"43_CR17","unstructured":"Andriahatenenaina, A., Greiner, A.: Micro-network for SoC: Implementation of 32-port SPIN Network. In: proc. DATE, pp.11128-11129 (2003)"},{"key":"43_CR18","unstructured":"Valtonen, T., et al.: An Autonomous Error-tolerant Cell for Scalable Network-on- Chip Architectures. In: proc. Norchip, pp.198-203 (2001)"},{"key":"43_CR19","doi-asserted-by":"crossref","unstructured":"Zeferino, C.A., et al.: A Study on Communication Issues for System-on-Chip. In: proc. SBCCI, pp.121-126 (2002)","DOI":"10.1109\/SBCCI.2002.1137647"},{"key":"43_CR20","unstructured":"Kuusilinna, K., et al.: Low-Latency Interconnection for IP-Block Based Multimedia Chips. In: proc. PDCN, pp.411-416 (1998)"},{"issue":"3","key":"43_CR21","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1016\/S0141-9331(02)00002-9","volume":"26","author":"V. Lahtinen","year":"2002","unstructured":"Lahtinen, V., et al.: Interconnection scheme for continuous-media systems-on-chip. Microprocessors and Microsystems\u00a026(3), 123\u2013138 (2002)","journal-title":"Microprocessors and Microsystems"},{"key":"43_CR22","unstructured":"OCP-IP Alliance: Open Core Protocol Specification, Release 1.0, Portland, OR (2001)"},{"key":"43_CR23","unstructured":"Kangas, T., et al.: System-on-Chip Communication Optimization with Bus Monitoring. In: proc. DDECS, pp.304-309 (2002)"},{"key":"43_CR24","unstructured":"ARM Limited: ARM7 Thumb Family Flyer (2003)"}],"container-title":["Lecture Notes in Computer Science","Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27776-7_43.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T15:45:30Z","timestamp":1740843930000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27776-7_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540223771","9783540277767"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27776-7_43","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}