{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T16:10:09Z","timestamp":1740845409533,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540223771"},{"type":"electronic","value":"9783540277767"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27776-7_8","type":"book-chapter","created":{"date-parts":[[2011,1,10]],"date-time":"2011-01-10T17:33:28Z","timestamp":1294680808000},"page":"69-77","source":"Crossref","is-referenced-by-count":2,"title":["Performance Estimation of Streaming Media Applications for Reconfigurable Platforms"],"prefix":"10.1007","author":[{"given":"Carsten","family":"Reuter","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Mart\u00edn Langerwerf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Joachim","family":"Stolberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Pirsch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Peleg, A., Weiser, U.: MMX Technology Extension to the Intel Architecture. IEEE Micro, 42\u201350 (1996)","DOI":"10.1109\/40.526924"},{"key":"8_CR2","unstructured":"Xilinx, Inc.: Virtex-II Pro Platform FPGA (2003)"},{"key":"8_CR3","doi-asserted-by":"publisher","first-page":"1203","DOI":"10.1109\/5.687835","volume":"86","author":"I. Kuroda","year":"1998","unstructured":"Kuroda, I., Nishitani, T.: Multimedia Processors. Proc. IEEE.\u00a086, 1203\u20131221 (1998)","journal-title":"Proc. IEEE."},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"Kuhn, P.M., Stechele, W.: Complexity Analysis of the Emerging MPEG-4 Standard as a Basis for VLSI Implementation. In: SPIE Visual Commun. Image Process, San Jose, vol.\u00a03309, pp. 498\u2013509 (1998)","DOI":"10.1117\/12.298362"},{"key":"8_CR5","unstructured":"ISO\/IEC 14496-2:1999\/Amd.1:2000: Coding of Audio-Visual Objects - Part 2: Visual, Amendment 1: Visual Extensions (1999)"},{"key":"8_CR6","unstructured":"ISO\/IEC 14496-2:1999\/FDAM4: Amendment 4: Streaming Video Profile (2000)"},{"key":"8_CR7","unstructured":"ISO\/IEC JTC1\/SC29\/WG11 N3093: MPEG-4 Video Verification Model Version 15.0 (1999)"},{"key":"8_CR8","unstructured":"ISO\/IEC JTC1\/SC29\/WG11 N2918: MoMuSys Implementation of the VM, VM-991029 (1999)"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Hovden, G., Ling, N.: On Speed Optimization of MPEG-4 Decoder for Real-Time Multimedia Applications. In: Proc. 3rd Int. Conf. Computational Intelligence and Multimedia Applications, New Delhi, pp. 399\u2013402 (1999)","DOI":"10.1109\/ICCIMA.1999.798563"},{"key":"8_CR10","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/7384.928306","volume":"1","author":"L. Benini","year":"2001","unstructured":"Benini, L., de Micheli, G., Macii, E.: Designing Low-Power Circuits: Practical Recipes. IEEE Circuits and Systems Magazine\u00a01, 6\u201325 (2001)","journal-title":"IEEE Circuits and Systems Magazine"},{"key":"8_CR11","unstructured":"Lan, T., Chen, Y., Zhong, Z.: MPEG2 Decoding Complexity Regulation for a Media Processor. In: Proc. 2001 Workshop on Multimedia Signal Processing, pp. 193\u2013198 (2001)"},{"key":"8_CR12","unstructured":"Stolberg, H.J., Berekovi\u0107, M., Pirsch, P., Runge, H.: The MPEG-4 Advanced Simple Profile - A Complexity Study. In: Proc. IEEE 2nd Workshop and Exhibition on MPEG-4 (2001)"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Stolberg, H.J., Berekovi\u0107, M., Pirsch, P., Runge, H., M\u00f6ller, H., Kneip, J.: The M-PIRE MPEG-4 CODEC DSP and its Macroblock Engine. In: Proc. IEEE Int. Symp. Circ. Syst (ISCAS), vol.\u00a0II, pp. 192\u2013195 (2000)","DOI":"10.1109\/ISCAS.2000.856291"},{"key":"8_CR14","unstructured":"Xilinx, Inc.: CORE Generator Guide (2002)"},{"key":"8_CR15","unstructured":"Nallatech Limited: BenERA User Guide (2002)"}],"container-title":["Lecture Notes in Computer Science","Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27776-7_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T15:45:23Z","timestamp":1740843923000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27776-7_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540223771","9783540277767"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27776-7_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}