{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T16:10:02Z","timestamp":1740499802278,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540222361"},{"type":"electronic","value":"9783540277934"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27793-4_25","type":"book-chapter","created":{"date-parts":[[2010,9,5]],"date-time":"2010-09-05T22:49:31Z","timestamp":1283726971000},"page":"435-453","source":"Crossref","is-referenced-by-count":2,"title":["Operation Net System: A Formal Design Representation Model for High-Level Synthesis of Asynchronous Systems Based on Transformations"],"prefix":"10.1007","author":[{"given":"Dong-Hoon","family":"Yoo","sequence":"first","affiliation":[]},{"given":"Dong-Ik","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jeong-A","family":"Lee","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"25_CR1","doi-asserted-by":"crossref","unstructured":"Rotem, S., Stevens, K., Ginosar, R., Beerel, P., Myers, C., Yun, K., Kol, R., Dike, C., Roncken, M., Agapiev, B.: RAPPID: An asynchronous instruction length decoder. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 60\u201370 (1999)","DOI":"10.1109\/ASYNC.1999.761523"},{"key":"25_CR2","series-title":"UT Year of Programming Series","first-page":"1","volume-title":"Developments in Concurrency and Communication","author":"A.J. Martin","year":"1990","unstructured":"Martin, A.J.: Programming in VLSI: From communicating processes to delayinsensitive circuits. In: Hoare, C.A.R. (ed.) Developments in Concurrency and Communication. UT Year of Programming Series, pp. 1\u201364. Addison-Wesley, Reading (1990)"},{"key":"25_CR3","unstructured":"Brunvand, E.: Translating Concurrent Communicating Programs into Asynchronous Circuits. PhD thesis, Carnegie Mellon University (1991)"},{"key":"25_CR4","series-title":"International Series on Parallel Computation","volume-title":"Handshake Circuits: an Asynchronous Architecture for VLSI Programming","author":"K.v. Berkel","year":"1993","unstructured":"Berkel, K.v.: Handshake Circuits: an Asynchronous Architecture for VLSI Programming. International Series on Parallel Computation, vol.\u00a05. Cambridge University Press, Cambridge (1993)"},{"key":"25_CR5","unstructured":"Peeters, A.M.G.: Single-Rail Handshake Circuits. PhD thesis, Eindhoven University of Technology (1996)"},{"key":"25_CR6","first-page":"587","volume-title":"Proc. International Conf. Computer-Aided Design (ICCAD)","author":"V. Akella","year":"1992","unstructured":"Akella, V., Gopalakrishnan, G.: SHILPA: A high-level synthesis system for selftimed circuits. In: Proc. International Conf. Computer-Aided Design (ICCAD), pp. 587\u2013591. IEEE Computer Society Press, Los Alamitos (1992)"},{"key":"25_CR7","first-page":"93","volume-title":"Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems","author":"H. Jacobson","year":"2000","unstructured":"Jacobson, H., Brunvand, E., Gopalakrishnan, G., Kudva, P.: High-level asynchronous system design using the ACK framework. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 93\u2013103. IEEE Computer Society Press, Los Alamitos (2000)"},{"key":"25_CR8","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1109\/5.740019","volume":"87","author":"J. Kessels","year":"1999","unstructured":"Kessels, J., Marston, P.: Designing asynchronous standby circuits for a low-power pager. Proceedings of the IEEE\u00a087, 257\u2013267 (1999)","journal-title":"Proceedings of the IEEE"},{"key":"25_CR9","first-page":"2203","volume":"E83-A","author":"D.H. Yoo","year":"2000","unstructured":"Yoo, D.H., Lee, D.I.: Translating concurrent programs into speed-independent circuits through petri net transformations. IEICE Transactions on Fundamentals\u00a0E83-A, 2203\u20132211 (2000)","journal-title":"IEICE Transactions on Fundamentals"},{"key":"25_CR10","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1287\/ijoc.1.3.190","volume":"1","author":"F. Glover","year":"1989","unstructured":"Glover, F.: Tabu search - Part I. ORSA Journal on Computing\u00a01, 190\u2013206 (1989)","journal-title":"ORSA Journal on Computing"},{"key":"25_CR11","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1287\/ijoc.2.1.4","volume":"2","author":"F. Glover","year":"1989","unstructured":"Glover, F.: Tabu search - Part II. ORSA Journal on Computing\u00a02, 4\u201332 (1989)","journal-title":"ORSA Journal on Computing"},{"key":"25_CR12","first-page":"70","volume-title":"Proc. European Conference on Design Automation (EDAC)","author":"R.M. Badia","year":"1993","unstructured":"Badia, R.M., Cortadella, J.: High-level synthesis of asynchronous systems: Scheduling and process synchronization. In: Proc. European Conference on Design Automation (EDAC), pp. 70\u201374. IEEE Computer Society Press, Los Alamitos (1993)"},{"key":"25_CR13","unstructured":"Bachman, B.M.: Architectural-level synthesis of asynchronous systems. Master\u2019s thesis, The University of Utah (1998)"},{"key":"25_CR14","doi-asserted-by":"crossref","unstructured":"Peng, Z., Kuchcinski, K.: Automated transformation of algorithms into register\u2013 transfer level implementations. IEEE Transactions on Computer-Aided Design\u00a013 (1994)","DOI":"10.1109\/43.259939"},{"key":"25_CR15","volume-title":"System Synthesis with VHDL","author":"P. Eles","year":"1999","unstructured":"Eles, P., Kuchcinski, K., Peng, Z.: System Synthesis with VHDL. Kluwer Academic Publishers, Dordrecht (1999)"},{"key":"25_CR16","unstructured":"Chu, T.A.: Synthesis of Self-timed VLSI Circuits from Graph-theoretic Specifications. PhD thesis, MIT (1987)"},{"key":"25_CR17","volume-title":"Synthesis and Optimization of Digital Circuits","author":"G.D. Micheli","year":"1994","unstructured":"Micheli, G.D.: Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York (1994)"},{"key":"25_CR18","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/5.24143","volume":"77","author":"T. Murata","year":"1989","unstructured":"Murata, T.: Petri nets: Properties, analysis, applications. Proceedings of the IEEE\u00a077, 541\u2013580 (1989)","journal-title":"Proceedings of the IEEE"},{"key":"25_CR19","first-page":"104","volume-title":"Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems","author":"E. Kim","year":"2000","unstructured":"Kim, E., Lee, J.G., Lee, D.I.: Automatic process-oriented control circuit generation for asynchronous high-level synthesis. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 104\u2013113. IEEE Computer Society Press, Los Alamitos (2000)"},{"key":"25_CR20","doi-asserted-by":"crossref","unstructured":"Theobald, M., Nowick, S.M.: Transformations for the synthesis and optimization of asynchronous distributed control. In: Proc. ACM\/IEEE Design Automation Conference (2001)","DOI":"10.1145\/378239.378480"}],"container-title":["Lecture Notes in Computer Science","Applications and Theory of Petri Nets 2004"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27793-4_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T15:50:43Z","timestamp":1740498643000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27793-4_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540222361","9783540277934"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27793-4_25","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}