{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:34:22Z","timestamp":1740548062868,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540225713"},{"type":"electronic","value":"9783540278245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27824-5_116","type":"book-chapter","created":{"date-parts":[[2010,9,15]],"date-time":"2010-09-15T23:27:02Z","timestamp":1284593222000},"page":"885-890","source":"Crossref","is-referenced-by-count":0,"title":["BER for CMOS Analog Decoder with Different Working Points"],"prefix":"10.1007","author":[{"given":"K.","family":"Ruttik","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"116_CR1","doi-asserted-by":"publisher","first-page":"498","DOI":"10.1109\/18.910572","volume":"47","author":"F.R. Kschischang","year":"2001","unstructured":"Kschischang, F.R., Frey, B.J., Loeliger, H.-A.: Factor graphs and the sum-product algorithm. IEEE Trans. Inform. Theory\u00a047, 498\u2013519 (2001)","journal-title":"IEEE Trans. Inform. Theory"},{"key":"116_CR2","doi-asserted-by":"crossref","unstructured":"Hagenauer, J., Winklhofer, M.: The analog decoder. In: Proc. 1998 IEEE Int. Symp. On Inform. Theory, August 1998, p. 145 (1998)","DOI":"10.1109\/ISIT.1998.708738"},{"key":"116_CR3","doi-asserted-by":"crossref","unstructured":"Loeliger, H.-A., Lustenberger, F., Helfenstein, M., Tark\u00f6y, F.: Probability propagation and decoding in analog VLSI. In: Proc. 1998 IEEE Int. Symp. On Inform. Theory, August 1998, p. 146 (1998)","DOI":"10.1109\/ISIT.1998.708739"},{"key":"116_CR4","doi-asserted-by":"crossref","unstructured":"Berrou, C., Glavieux, A., Thitimajshima, P.: Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1. In: Proc. ICC 1993, May 1993, pp. 1064\u20131070 (1993)","DOI":"10.1109\/ICC.1993.397441"},{"key":"116_CR5","doi-asserted-by":"crossref","unstructured":"Moerz, M., Gabara, T., Yan, R., Hagenauer, J.: An analog 0.25 mm BICMOS tailbiting MAP decoder. In: IEEE International Solid-State Circuit Conference, pp. 356\u2013357 (2000)","DOI":"10.1109\/ISSCC.2000.839814"},{"key":"116_CR6","unstructured":"Lustenberger, F.: On the design of analog VLSI iterative decoders, Diss ETH, No 13879 (November 2000)"},{"key":"116_CR7","doi-asserted-by":"crossref","unstructured":"Xotta, A., Vogrig, D., Gerosa, A., Neviani, A., Amat, A., Montorsi, G.: An all-analog CMOS implementation of a turbo decoder for hard-disc drive read channels. In: IEEE Int. Symp. on Circuits and Systems, ISCAS 2002, May 2002, vol.\u00a05, pp. 69\u201372 (2002)","DOI":"10.1109\/ISCAS.2002.1010642"},{"issue":"1","key":"116_CR8","doi-asserted-by":"publisher","first-page":"366","DOI":"10.1109\/18.904537","volume":"42","author":"C. Wei\u00df","year":"2001","unstructured":"Wei\u00df, C., Bettstetter, C., Riedel, S.: Code construction and decoding of parallel concatenated tail-biting codes. IEEE Trans. Inform. Theory\u00a042(1), 366\u2013386 (2001)","journal-title":"IEEE Trans. Inform. Theory"},{"key":"116_CR9","doi-asserted-by":"crossref","unstructured":"Enz, C., Vittoz, E.A.: CMOS low-power analog circuit design. In: Designing Low Power Digital Systems, Emerging Technologies (1996), pp. 96\u2013133 (1996)","DOI":"10.1109\/ETLPDS.1996.508872"},{"key":"116_CR10","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2580-3","volume-title":"Analog VLSI integration of massive parallel signal processing systems","author":"P. Kinget","year":"1997","unstructured":"Kinget, P., Steyaert, M.: Analog VLSI integration of massive parallel signal processing systems. Kluver, Dordrecht (1997)"},{"key":"116_CR11","doi-asserted-by":"crossref","unstructured":"Binkley, D.M., Bucher, M., Foty, D.: Design-oriented characteristization of CMOS over the continuum of inversion level and channel length. In: Proc. 7 IEEE Int. Conf. on Electronics, Circuit & Systems ICECS\u20192k, pp. 161\u2013164 (2000)","DOI":"10.1109\/ICECS.2000.911508"}],"container-title":["Lecture Notes in Computer Science","Telecommunications and Networking - ICT 2004"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27824-5_116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T21:31:54Z","timestamp":1740519114000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27824-5_116"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540225713","9783540278245"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27824-5_116","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}