{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:53:47Z","timestamp":1725566027277},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540225713"},{"type":"electronic","value":"9783540278245"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27824-5_137","type":"book-chapter","created":{"date-parts":[[2010,9,15]],"date-time":"2010-09-15T23:27:02Z","timestamp":1284593222000},"page":"1047-1056","source":"Crossref","is-referenced-by-count":1,"title":["The Implementation of Scalable ATM Frame Delineation Circuits"],"prefix":"10.1007","author":[{"given":"C.","family":"Toal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Sezer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"137_CR1","unstructured":"Suh, C.W., Kim, K.S.: High-speed HEC algorithm for ATM. In: 1st International Conference on Information, Communications and Signal Processing (1997)"},{"key":"137_CR2","unstructured":"Comtel Systems, Implementing ATM Header Error Control. A Practical Approach (1995), White paper, \n                    \n                      http:\/\/www.cmtl.com\/pdf\/hec_design.pdf"},{"key":"137_CR3","unstructured":"Toal, C., Sezer, S.: A 32-BitSoPC Implementation of a P5. In: International Symposium on Computers and Communications 2003 (2003)"},{"key":"137_CR4","doi-asserted-by":"crossref","unstructured":"Griffith, G.E., Arslan, T., Erdogan, A.T.: Asynchronous Transfer Mode Cell Delineator Implementations. In: SoC 2003 (2003)","DOI":"10.1109\/SOC.2003.1241525"},{"key":"137_CR5","doi-asserted-by":"crossref","unstructured":"Ng, L.S., Dewar, B.: Parallel realization of the ATM cell header CRC. Computer Communications (1996)","DOI":"10.1016\/0140-3664(96)01057-2"},{"key":"137_CR6","unstructured":"ITU TS Rec. I.432"},{"key":"137_CR7","unstructured":"Stratix FPGA Family Data Sheet, DS-STXFAMLY-3.0, Altera Corporation"},{"key":"137_CR8","doi-asserted-by":"publisher","first-page":"653","DOI":"10.1109\/26.141415","volume":"40","author":"T. Bi-Pei","year":"1992","unstructured":"Bi-Pei, T., Zukowski, C.: High-speed parallel CRC circuits in VLSI. IEEE Transaction on Communication\u00a040, 653\u2013657 (1992)","journal-title":"IEEE Transaction on Communication"}],"container-title":["Lecture Notes in Computer Science","Telecommunications and Networking - ICT 2004"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27824-5_137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,20]],"date-time":"2019-03-20T18:51:15Z","timestamp":1553107875000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27824-5_137"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540225713","9783540278245"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27824-5_137","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]}}}