{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T04:19:19Z","timestamp":1743049159749,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229247"},{"type":"electronic","value":"9783540278665"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27866-5_100","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T20:20:42Z","timestamp":1284668442000},"page":"760-767","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Visual Data Rectangular Memory"],"prefix":"10.1007","author":[{"given":"Georgi","family":"Kuzmanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgi","family":"Gaydadjiev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stamatis","family":"Vassiliadis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"12","key":"100_CR1","doi-asserted-by":"publisher","first-page":"1566","DOI":"10.1109\/T-C.1971.223171","volume":"20","author":"P. Budnik","year":"1971","unstructured":"Budnik, P., Kuck, D.J.: The organization and use of parallel memories. IEEE Transactions on Computers\u00a020(12), 1566\u20131569 (1971)","journal-title":"IEEE Transactions on Computers"},{"key":"100_CR2","unstructured":"ISO\/IEC JTC11\/SC29\/WG11, N3312. MPEG-4 video verification model version 16.0"},{"issue":"4","key":"100_CR3","doi-asserted-by":"publisher","first-page":"361","DOI":"10.1109\/71.219753","volume":"4","author":"K. Kim","year":"1993","unstructured":"Kim, K., Prasanna, V.K.: Latin squares for parallel array access. IEEE Transactions on Parallel and Distributed Systems\u00a04(4), 361\u2013370 (1993)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"100_CR4","first-page":"3112","volume-title":"IEEE International Conference on Acoustics, Speech, and Signal Processing","author":"H. Kloos","year":"2002","unstructured":"Kloos, H., Wittenburg, J., Hinrichs, W., Lieske, H., Friebe, L., Klar, C., Pirsch, P.: HiPARDSP 16, a scalable highly parallel DSP core for system on a chip: video and image processing applications. In: IEEE International Conference on Acoustics, Speech, and Signal Processing, Orlando, Florida, USA, May 2002, vol.\u00a03, pp. 3112\u20133115. IEEE, Los Alamitos (2002)"},{"key":"100_CR5","doi-asserted-by":"crossref","unstructured":"Kneip, J., Ronner, K., Pirsch, P.: A data path array with shared memory as core of a high performance DSP. In: Proceedings of the International Conference on Application Specific Array Processors, San Francisco, CA, USA, August 1994, pp. 271\u2013282 (1994)","DOI":"10.1109\/ASAP.1994.331797"},{"key":"100_CR6","volume-title":"The Architecture of Pipelined Computers","author":"P.M. Kogge","year":"1981","unstructured":"Kogge, P.M.: The Architecture of Pipelined Computers. McGraw-Hill, New York (1981)"},{"key":"100_CR7","unstructured":"Kuzmanov, G., Gaydadjiev, G.N., Vassiliadis, S.: Multimedia rectangularly and separably addressable memory. Technical Report CE-TR-2004-01, TU Delft, Delft (January 2004), http:\/\/ce.et.tudelft.nl\/publications.php"},{"key":"100_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"291","DOI":"10.1007\/3-540-45874-3_17","volume-title":"Embedded Processor Design Challenges","author":"G. Kuzmanov","year":"2002","unstructured":"Kuzmanov, G., Vassiliadis, S., van Eijndhoven, J.: A 2D Addressing Mode forMultimedia Applications. In: Deprettere, F., Teich, J., Vassiliadis, S. (eds.) SAMOS 2001. LNCS, vol.\u00a02268, pp. 291\u2013306. Springer, Heidelberg (2002)"},{"issue":"12","key":"100_CR9","doi-asserted-by":"publisher","first-page":"1145","DOI":"10.1109\/T-C.1975.224157","volume":"C-24","author":"D.H. Lawrie","year":"1975","unstructured":"Lawrie, D.H.: Access and alignment of data in an array processor. IEEE Transactions on Computers\u00a0C-24(12), 1145\u20131155 (1975)","journal-title":"IEEE Transactions on Computers"},{"key":"100_CR10","doi-asserted-by":"crossref","unstructured":"Lee, D.: Scrambled Storage for Parallel Memory Systems. In: Proc.IEEE International Symposium on Computer Architecture, Honolulu, HI, USA, May 1988, pp. 232\u2013239 (1988)","DOI":"10.1145\/633625.52427"},{"issue":"3","key":"100_CR11","doi-asserted-by":"publisher","first-page":"316","DOI":"10.1109\/71.914779","volume":"12","author":"J.W. Park","year":"2001","unstructured":"Park, J.W.: An efficient buffer memory system for subarray access. IEEE Transactions on Parallel and Distributed Systems\u00a012(3), 316\u2013335 (2001)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"2","key":"100_CR12","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1109\/TC.1978.1675045","volume":"C-27","author":"D.C. van Voorhis","year":"1978","unstructured":"van Voorhis, D.C., Morrin, T.H.: Memory systems for image processing. IEEE Transactions on Computers\u00a0C-27(2), 113\u2013125 (1978)","journal-title":"IEEE Transactions on Computers"},{"key":"100_CR13","doi-asserted-by":"crossref","unstructured":"Wittenburg, J.P., Ohmacht, M., Kneip, J., Hinrichs, W., Pirsh, P.: HiPAR-DSP: a parallel VLIW RISC processor for real time image processing applications. In: 3rd International Conference on Algorithms and Architectures for Parallel Processing, ICAPP 1997, Melbourne, Vic., Australia, December 1997, pp. 155\u2013162 (1997)","DOI":"10.1109\/ICAPP.1997.651487"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2004 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27866-5_100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T21:54:48Z","timestamp":1740520488000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27866-5_100"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229247","9783540278665"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27866-5_100","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}