{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T03:13:12Z","timestamp":1743131592781,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229247"},{"type":"electronic","value":"9783540278665"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27866-5_119","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T20:20:42Z","timestamp":1284668442000},"page":"900-907","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Load Unbalance in k-ary n-Cube Networks"],"prefix":"10.1007","author":[{"given":"J.","family":"Miguel-Alonso","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. A.","family":"Gregorio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Puente","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Vallejo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Beivide","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"119_CR1","unstructured":"Adiga, N.R., Almasi, G.S., Aridor, Y., Bae, M., Barik, R., et al.: An Overview of the BlueGene\/L Supercomputer. In: Proc. of SuperComputing 2002, Baltimore, Novemebr 16-22 (2002)"},{"issue":"5","key":"119_CR2","doi-asserted-by":"publisher","first-page":"547","DOI":"10.1109\/TC.1987.1676939","volume":"36","author":"W.J. Dally","year":"1987","unstructured":"Dally, W.J., Seitz, C.L.: Deadlock-free message routing in multiprocessor interconnection networks. IEEE Transactions on Computers\u00a036(5), 547\u2013553 (1987)","journal-title":"IEEE Transactions on Computers"},{"issue":"8","key":"119_CR3","doi-asserted-by":"publisher","first-page":"841","DOI":"10.1109\/71.532115","volume":"7","author":"J. Duato","year":"1996","unstructured":"Duato, J.: A Necessary and Sufficient Condition for Deadlock-Free Routing in Cut-Through and Store-and-Forward Networks. IEEE Trans. on Parallel and Distributed Systems\u00a07(8), 841\u2013854 (1996)","journal-title":"IEEE Trans. on Parallel and Distributed Systems"},{"key":"119_CR4","series-title":"An engineering approach","volume-title":"Interconnection networks","author":"J. Duato","year":"2003","unstructured":"Duato, J., Yalamanchili, S., Ni, L.: Interconnection networks. An engineering approach. IEEE Computer Society, Los Alamitos (2003)"},{"issue":"6","key":"119_CR5","doi-asserted-by":"publisher","first-page":"725","DOI":"10.1109\/12.144624","volume":"41","author":"G.L. Frazier","year":"1992","unstructured":"Frazier, G.L., Tamir, Y.: Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches. IEEE Trans. on Computers\u00a041(6), 725\u2013737 (1992)","journal-title":"IEEE Trans. on Computers"},{"key":"119_CR6","doi-asserted-by":"crossref","unstructured":"Pai, V.S., Ranganathan, P., Adve, S.V.: RSIM: An Execution-Driven Simulator for ILP Based Shared-Memory Multiprocessors and Uniprocessors. IEEE TCCA New. (October 1997)","DOI":"10.1145\/271014.271015"},{"key":"119_CR7","doi-asserted-by":"crossref","unstructured":"Puente, V., Izu, C., Beivide, R., Gregorio, J.A., Vallejo, F., Prellezo, J.M.: The Adaptive Bubble Router. J. of Parallel and Distributed Computing\u00a061(9) (September 2001)","DOI":"10.1006\/jpdc.2001.1746"},{"key":"119_CR8","unstructured":"Puente, V., Gregorio, J.A., Beivide, R.: SICOSYS: An Integrated Framework for studying Interconnection Network in Multiprocessor Systems. In: Euromicro Workshop on Parallel and Distributed Processing (2002)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2004 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27866-5_119","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T12:30:10Z","timestamp":1589891410000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27866-5_119"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229247","9783540278665"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27866-5_119","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}