{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,11]],"date-time":"2026-11-11T07:11:51Z","timestamp":1794381111223,"version":"4.9.0"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540229247","type":"print"},{"value":"9783540278665","type":"electronic"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27866-5_37","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T16:20:42Z","timestamp":1284654042000},"page":"284-291","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Link-Time Optimization of IA64 Binaries"],"prefix":"10.1007","author":[{"given":"Bertrand","family":"Anckaert","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Frederik","family":"Vandeputte","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bruno","family":"De Bus","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bjorn","family":"De Sutter","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Koen","family":"De Bosschere","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"37_CR1","volume-title":"Computer and Job-Shop Scheduling Theory","author":"E. Coffman","year":"1976","unstructured":"Coffman, E.: Computer and Job-Shop Scheduling Theory. Jon Wiley & Sons, Chichester (1976)"},{"key":"37_CR2","first-page":"3","volume":"9","author":"R. Cohn","year":"1998","unstructured":"Cohn, R., Goodwin, D., Lowney, G.: Optimizing Alpha Executables on Windows NT with Spike. Digital Technical Journal\u00a09, 3\u201320 (1998)","journal-title":"Digital Technical Journal"},{"key":"37_CR3","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1145\/859670.859696","volume":"46","author":"B. Bus De","year":"2003","unstructured":"De Bus, B., K\u00e4stner, D., Chanet, D., Van Put, L., De Sutter, B.: Post-pass compaction techniques. Communications of the ACM\u00a046, 41\u201346 (2003)","journal-title":"Communications of the ACM"},{"key":"37_CR4","unstructured":"Haga, S., Barua, R.: EPIC instruction scheduling based on optimal approaches. In: Annual workshop on Explicitly Parallel Instruction Computing Architectures and Compiler Techniques, vol.\u00a01, pp. 22\u201331 (2001)"},{"key":"37_CR5","doi-asserted-by":"crossref","unstructured":"K\u00e4stner, D., Winkel, S.: ILP-based instruction scheduling for IA64. In: Proc. of Languages, Compilers and Tools for Embedded Systems, pp. 145\u2013154 (2001)","DOI":"10.1145\/384196.384217"},{"key":"37_CR6","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1002\/1097-024X(200101)31:1<67::AID-SPE357>3.0.CO;2-A","volume":"31","author":"R. Muth","year":"2001","unstructured":"Muth, R., Debray, S., Watterson, S., De Bosschere, K.: alto: A Link-Time Optimizer for the Compaq Alpha. Software Practice and Experience\u00a031, 67\u2013101 (2001)","journal-title":"Software Practice and Experience"},{"key":"37_CR7","doi-asserted-by":"crossref","unstructured":"Pettis, K., Hansen, R.: Profile guided code positioning. In: Proc. of the ACM SIGPLAN Conf. on Programming Language Design & Implementation, pp. 16\u201327 (1990)","DOI":"10.1145\/93548.93550"},{"key":"37_CR8","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/2.820037","volume":"33","author":"M. Schlansker","year":"2000","unstructured":"Schlansker, M., Ramakrishna Rau, B.: EPIC: Explicitly Parallel Instruction Computing. IEEE Computer\u00a033, 37\u201345 (2000)","journal-title":"IEEE Computer"},{"key":"37_CR9","doi-asserted-by":"crossref","unstructured":"Srivastava, A., Wall, D.: Link-time optimization of address calculation on a 64-bit architecture. Programming Languages Design and Implementation, 49\u201360 (1994)","DOI":"10.1145\/773473.178248"},{"key":"37_CR10","unstructured":"Winkel, S.: Optimal global scheduling for Itanium processor family. Explicitly Parallel Instruction Computing Architectures and Compiler Techniques, 59\u201370 (2002)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2004 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27866-5_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,19]],"date-time":"2020-04-19T20:07:15Z","timestamp":1587326835000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27866-5_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229247","9783540278665"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27866-5_37","relation":{"is-part-of":[{"id-type":"doi","id":"https:\/\/doi.org\/10.1007\/b99409","asserted-by":"object"}]},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2004]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}