{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,11]],"date-time":"2026-11-11T07:11:52Z","timestamp":1794381112339,"version":"4.9.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540229247","type":"print"},{"value":"9783540278665","type":"electronic"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27866-5_39","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T16:20:42Z","timestamp":1284654042000},"page":"304-309","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Compiler-Guided Code Restructuring for Improving Instruction TLB Energy Behavior"],"prefix":"10.1007","author":[{"given":"I.","family":"Kadayif","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Kandemir","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"I.","family":"Demirkiran","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"39_CR1","doi-asserted-by":"crossref","unstructured":"Austin, T., Larson, E., Ernst, D.: SimpleScalar: an infrastructure for computer system modeling. IEEE Computer Magazine, 59\u201367 (February 2002)","DOI":"10.1109\/2.982917"},{"key":"39_CR2","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Albonesi, D.H., Buyuktosunoglu, A., Dwarkadas, S.: Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In: Proc. 33rd International Symposium on Microarchitecture, December 2000, pp. 245\u2013257 (2000)","DOI":"10.1145\/360128.360153"},{"key":"39_CR3","doi-asserted-by":"crossref","unstructured":"Choi, J.-H., Lee, J.-H., Jeong, S.-W., Kim, S.-D., Weems, C.: A low-power TLB structure for embedded systems. IEEE Computer Architecture Letters\u00a01 (January 2002)","DOI":"10.1109\/L-CA.2002.1"},{"key":"39_CR4","volume-title":"Introduction to algorithms","author":"T.H. Cormen","year":"2001","unstructured":"Cormen, T.H., Leiserson, C.E., Rivest, R.L., Stein, C.: Introduction to algorithms, 2nd edn. The MIT Press, Cambridge (2001)","edition":"2"},{"key":"39_CR5","unstructured":"Delaluz, V., Kandemir, M., Sivasubramaniam, A., Irwin, M.J., Vijaykrishnan, N.: Reducing dTLB energy through dynamic resizing. In: Proc. the 21st International Conference on Computer Design, San Jose, California (October 2003)"},{"key":"39_CR6","doi-asserted-by":"crossref","unstructured":"Gloy, N., Blackwell, T., Smith, M.D., Calder, B.: Procedure placement using temporal ordering information. In: Proc.the 30th ACM\/IEEE International Symposium on Microarchitecture, December 1-3, pp. 303\u2013313 (1997)","DOI":"10.1109\/MICRO.1997.645824"},{"key":"39_CR7","doi-asserted-by":"crossref","unstructured":"Juan, T., Lang, T., Navarro, J.J.: Reducing TLB power requirements. In: Proc. International Symposium on Low Power Electronics and Design (1997)","DOI":"10.1145\/263272.263332"},{"key":"39_CR8","unstructured":"Kadayif, I., Sivasubramaniam, A., Kandemir, M., Kandiraju, G., Chen, G.: Generating physical addresses directly for saving instruction TLB energy. In: Proc. International Symposium on Microarchitecture, Istanbul, Turkey (November 2002)"},{"key":"39_CR9","doi-asserted-by":"crossref","unstructured":"Liao, S., Devadas, S., Keutzer, K., Tjiang, S.W.K., Wang, A.: Storage assignment to decrease code size. In: Proc. International Symposium on Programming Language Design and Implementation, pp. 186\u2013195 (1995)","DOI":"10.1145\/223428.207139"},{"issue":"6","key":"39_CR10","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1145\/113446.113452","volume":"26","author":"S. McFarling","year":"1991","unstructured":"McFarling, S.: Procedure merging with instruction caches. ACM SIGPLAN Notices\u00a026(6), 71\u201379 (1991)","journal-title":"ACM SIGPLAN Notices"},{"issue":"6","key":"39_CR11","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1145\/93548.93550","volume":"25","author":"K. Pettis","year":"1990","unstructured":"Pettis, K., Hansen, R.C.: Profile guided code positioning. ACM SIGPLAN Notices\u00a025(6), 16\u201327 (1990)","journal-title":"ACM SIGPLAN Notices"},{"key":"39_CR12","unstructured":"Reinman, G., Jouppi, N.P.: CACTI 2.0: an integrated cache timing and power model. Research Report 2000\/7, Compaq WRL (2000)"},{"key":"39_CR13","unstructured":"Samples, A.D., Hilfinger, P.N.: Code reorganization for instruction caches. Technical Report UCB\/CSD 88\/447, University of California, Berkeley (October 1988)"},{"key":"39_CR14","unstructured":"SH-3 RISC processor family, http:\/\/www.hitachi-eu.com\/hel\/ecg\/products\/micro\/32bit\/sh_3.html"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2004 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27866-5_39","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,25]],"date-time":"2025-02-25T16:55:21Z","timestamp":1740502521000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27866-5_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229247","9783540278665"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27866-5_39","relation":{"is-part-of":[{"id-type":"doi","id":"https:\/\/doi.org\/10.1007\/b99409","asserted-by":"object"}]},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2004]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}