{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:50:01Z","timestamp":1725565801794},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229247"},{"type":"electronic","value":"9783540278665"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27866-5_41","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T20:20:42Z","timestamp":1284668442000},"page":"318-327","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Automatic Customization of Embedded Applications for Enhanced Performance and Reduced Power Using Optimizing Compiler Techniques"],"prefix":"10.1007","author":[{"given":"Emre","family":"\u00d6zer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy P.","family":"Nisbet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Gregg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"41_CR1","unstructured":"Wazlowski, M., Agarwal, L., Lee, T., Smith, A., Lam, E., Athanas, P., Silverman, H., Ghosh, S.: PRISM-II Compiler and Architecture. In: Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, Napa, California (April 1993)"},{"key":"41_CR2","doi-asserted-by":"crossref","unstructured":"Draper, B.A., B\u00f6hm, A.P.W., Hammes, J., Najjar, W., Beveridge, J.R., Ross, C., Chawathe, M., Desai, M., Bins, J.: Compiling SA-C Programs to FPGAs: Performance Results. In: International Conference on Vision Systems, July 2001, Vancouver (2001)","DOI":"10.1007\/3-540-48222-9_15"},{"key":"41_CR3","doi-asserted-by":"crossref","unstructured":"Hall, M., Diniz, P., Bondalapati, K., Ziegler, H., Duncan, P., Jain, R., Granacki, J.: DEFACTO: A Design Environment for Adaptive Computing Technology. In: Proceedings of the 6th Reconfigurable Architectures Workshop, RAW 1999 (1999)","DOI":"10.1007\/BFb0097941"},{"key":"41_CR4","doi-asserted-by":"crossref","unstructured":"Frigo, J., Gokhale, M., Lavenier, D.: Evaluation of the Streams-C C-to-FPGA Compiler: An Application Perspective. In: 9th ACM International Symposium on Field-Programmable Gate Arrays, Monterey, CA (February 2001)","DOI":"10.1145\/360276.360326"},{"key":"41_CR5","doi-asserted-by":"crossref","unstructured":"Callahan, T.J., Hauser, J.R., Wawrzynek, J.: The Garp Architecture and C Compiler. IEEE Computer (April 2000)","DOI":"10.1109\/2.839323"},{"key":"41_CR6","doi-asserted-by":"crossref","unstructured":"Budiu, M., Goldstein, S.C.: Fast Compilation for Pipelined Reconfigurable Fabrics. In: 7th ACM International Symposium on Field-Programmable gate Arrays (1999)","DOI":"10.1145\/296399.296459"},{"key":"41_CR7","unstructured":"Cronquist, D.C., Franklin, P., Berg, S.G., Ebeling, C.: Specifying and Compiling Applications for RaPiD. In: Field-Programmable Custom Computing Machines (1998)"},{"key":"41_CR8","doi-asserted-by":"crossref","unstructured":"Wilson, R.P., French, R.S., Wilson, C.S., Amarasinghe, S., Anderson, J.M., Tjiang, S.W.K., Liao, S.W., Tseng, C.W., Hall, M.W., Lam, M.S., Hennessy, J.L.: SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers, Tech. Report, Computer Systems Laboratory, Stanford University, CA, USA (1994)","DOI":"10.1145\/193209.193217"},{"key":"41_CR9","unstructured":"Gupta, S., Dutt, N., Gupta, R., Nicolau, A.: SPARK: A High-Level Synthesis Framework For Applying Parallelizing Compiler Transformations. In: the 16th International Conference on VLSI Design, New Delhi, India (January 2003)"},{"key":"41_CR10","unstructured":"Babb, J., Rinard, M., Moritz, A., Lee, W., Frank, M., Barua, R., Amarasinghe, S.: Parallelizing Applications Into Silicon. In: Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines 1999 (FCCM 1999), Napa Valley, CA (April 1999)"},{"issue":"9","key":"41_CR11","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/MC.2002.1033026","volume":"35","author":"V. Kathail","year":"2002","unstructured":"Kathail, V., Aditya, S., Schreiber, R., Rau, B.R., Cronquist, D.C., Sivaraman, M.: PICO: Automatically Designing Custom Computers. IEEE Computer\u00a035(9), 39\u201347 (2002)","journal-title":"IEEE Computer"},{"key":"41_CR12","unstructured":"Celoxica, Handel-C Language Reference Manual, Version 3.1 (2002)"},{"key":"41_CR13","unstructured":"Xilinx, Xilinx Virtex-II Architecture Manual (September 2002)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2004 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27866-5_41","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:07:42Z","timestamp":1587341262000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27866-5_41"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229247","9783540278665"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27866-5_41","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}