{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:48:50Z","timestamp":1725565730778},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540229247"},{"type":"electronic","value":"9783540278665"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/978-3-540-27866-5_74","type":"book-chapter","created":{"date-parts":[[2010,9,16]],"date-time":"2010-09-16T20:20:42Z","timestamp":1284668442000},"page":"571-577","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["SCISM vs IA-64 Tagging: Differences\/Code Density Effects"],"prefix":"10.1007","author":[{"given":"Georgi","family":"Gaydadjiev","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stamatis","family":"Vassiliadis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"74_CR1","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1147\/rd.111.0025","volume":"11","author":"R.M. Tomasulo","year":"1967","unstructured":"Tomasulo, R.M.: An Efficient Algorithm for Exploiting Multiple Arithmetic Units. IBM Journal\u00a011, 25\u201333 (1967)","journal-title":"IBM Journal"},{"key":"74_CR2","first-page":"3","volume-title":"Proceedings of IFIP WG 10.3 Working Conference on Parallel Processing","author":"K. Ebcioglu","year":"1988","unstructured":"Ebcioglu, K.: Some Design Ideas for a VLIW Architecture for Sequential Natured Software. In: Proceedings of IFIP WG 10.3 Working Conference on Parallel Processing, April 1988, pp. 3\u201321. Elsevier Science Publishers, Amsterdam (1988)"},{"key":"74_CR3","doi-asserted-by":"crossref","unstructured":"Smith, M.D., Lam, M., Horowitz, M.A.: Boosting beyond static scheduling in a superscalar processor. In: Proceedings of the 17th Annual Symposium on Computer Architecture, pp. 344\u2013354 (1990)","DOI":"10.1145\/325096.325160"},{"key":"74_CR4","unstructured":"Marketing Brochure, The Series 10000 Personal Supercomputer, Apollo Computer Inc., Chelmsford, MA (1988)"},{"issue":"1","key":"74_CR5","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1147\/rd.381.0059","volume":"38","author":"S. Vassiliadis","year":"1994","unstructured":"Vassiliadis, S., Blaner, B., Eickmeyer, R.J.: SCISM: A scalable compound instruction set machine. IBM J. Res. Develop.\u00a038(1), 59\u201378 (1994)","journal-title":"IBM J. Res. Develop."},{"key":"74_CR6","doi-asserted-by":"crossref","unstructured":"Huck, J., Morris, D., Ross, J., Knies, A., Mulder, H., Zahir, R.: Introducing the IA-64 architecture. IEEE Micro, 12\u201323 (September-October 2000)","DOI":"10.1109\/40.877947"},{"key":"74_CR7","unstructured":"Intel Corporation, Intel IA-64 Architecture Software Developer\u2019s Manual Vol.3, Rev. 1.0 (2000)"},{"key":"74_CR8","volume-title":"Computer Architecture","author":"G. Blaauw","year":"1997","unstructured":"Blaauw, G., Brooks Jr., F.: Computer Architecture. Addison-Wesley, One Jacob Way (1997)"},{"issue":"7","key":"74_CR9","doi-asserted-by":"publisher","first-page":"825","DOI":"10.1109\/12.237723","volume":"42","author":"S. Vassiliadis","year":"1993","unstructured":"Vassiliadis, S., Philips, J.E., Blaner, B.: Interlock collapsing ALUs. IEEE Trans. Computers\u00a042(7), 825\u2013839 (1993)","journal-title":"IEEE Trans. Computers"},{"key":"74_CR10","unstructured":"IBM Corporation, IBM enterprise System Architecture\/370 Principles of operation (1989)"},{"key":"74_CR11","unstructured":"Vassiliadis, S., Blaner, B.: Concepts of the SCISM organization. Technical Report TR-01 C209, IBM Glendale Laboratory, Endicott, NY (January 1992)"},{"key":"74_CR12","unstructured":"Eickemeyer, R.J., Vassiliadis, S., Blaner, B.: An in-memory preprocessor for SCISM instruction-level parallel processors. Technical Report TR-01 C407, IBM Glendale Laboratory, Endicott, NY (May 1992)"},{"key":"74_CR13","unstructured":"Gaydadjiev, G.N., Vassiliadis, S.: What SCISM tagging can do that IA64 can not. Tech. Rep. CE-TR-2004-02, TU Delft (2004)"},{"key":"74_CR14","unstructured":"Eranian, S., Mosberger, D.: The making of linux\/ia64. HPL (August 1999)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2004 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-27866-5_74","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T00:09:17Z","timestamp":1587341357000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-27866-5_74"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9783540229247","9783540278665"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-27866-5_74","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2004]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}