{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T23:55:01Z","timestamp":1743119701071,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":41,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540240310"},{"type":"electronic","value":"9783540286417"}],"license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/978-3-540-28641-7_10","type":"book-chapter","created":{"date-parts":[[2010,2,25]],"date-time":"2010-02-25T13:52:57Z","timestamp":1267105977000},"page":"132-147","source":"Crossref","is-referenced-by-count":1,"title":["Exploring the Potential of Architecture-Level Power Optimizations"],"prefix":"10.1007","author":[{"given":"John S.","family":"Seng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"Albonesi, D.: Selective cache ways: on-demand cache resource allocation. In: 32nd International Symposium on Microarchitecture (December 1999)","DOI":"10.1109\/MICRO.1999.809463"},{"key":"10_CR2","first-page":"64","volume-title":"Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED 1998)","author":"R.I. Bahar","year":"1998","unstructured":"Bahar, R.I., Albera, G., Manne, S.: Power and performance tradeoffs using various caching strategies. In: Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED 1998), August 10\u201312, 1998, pp. 64\u201369. ACM Press, New York (1998)"},{"key":"10_CR3","unstructured":"Bahar, R.I., Albera, G., Manne, S.: Using confidence to reduce energy consumption in high-performance microprocessors. In: International Symposium on Low Power Electronics and Design 1998 (August 1998)"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Bahar, R.I., Manne, S.: Power and energy reduction via pipeline balancing. In: 28th Annual International Symposium on Computer Architecture (May 2001)","DOI":"10.1145\/379240.379265"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Albonesi, D., Buyuktosunoglu, A., Dwarkadas, S.: Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In: 33rd International Symposium on Microarchitecture (December 2000)","DOI":"10.1145\/360128.360153"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Dwarkadas, S., Albonesi, D.: Reducing the complexity of the register file in dynamic superscalar processors. In: 34th International Symposium on Microarchitecture (December 2001)","DOI":"10.1109\/MICRO.2001.991122"},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"Brooks, D., Martonosi, M.: Dynamically exploiting narrow width operands to improve processor power and performance. In: HPCA 1999 (January 1999)","DOI":"10.1109\/HPCA.1999.744314"},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: 27th Annual International Symposium on Computer Architecture (June 2000)","DOI":"10.1145\/339647.339657"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"Burtsher, M., Zorn, B.: Exploring last n value prediction. In: International Conference on Parallel Architectures and Compilation Techniques (October 1999)","DOI":"10.1109\/PACT.1999.807407"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Butts, A., Sohi, G.: Dynamic dead-instruction detection and elimination. In: Tenth International Conference on Architectural Support for Programming Languages and Operating Systems (October 2002)","DOI":"10.1145\/605397.605419"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Buyuktosunoglu, A., Albonesi, D., Bose, P., Cook, P., Schuster, S.: Tradeoffs in power-efficient issue queue design. In: International Symposium on Low Power Electronics and Design (August 2002)","DOI":"10.1109\/LPE.2002.146734"},{"key":"10_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1007\/3-540-44572-2_3","volume-title":"Power-Aware Computer Systems","author":"A. Buyuktosunoglu","year":"2001","unstructured":"Buyuktosunoglu, A., Schuster, S., Brooks, D., Bose, P., Cook, P., Albonesi, D.: An adaptive issue queue for reduced power at high performance. In: Falsafi, B., VijayKumar, T.N. (eds.) PACS 2000. LNCS, vol.\u00a02008, p. 25. Springer, Heidelberg (2001)"},{"key":"10_CR13","unstructured":"Calder, B., Reinman, G.: A comparative study of load speculation architectures. Journal of Instruction Level Parallelism (May 2000)"},{"key":"10_CR14","unstructured":"Folegnani, D., Gonzalez, A.: Reducing power consumption of the issue logic. In: Workshop on Complexity-Effective Design (May 2000)"},{"key":"10_CR15","doi-asserted-by":"crossref","unstructured":"Folegnani, D., Gonzalez, A.: Energy-effective issue logic. In: 28th Annual International Symposium on Computer Architecture (June 2001)","DOI":"10.1145\/379240.379266"},{"key":"10_CR16","doi-asserted-by":"crossref","unstructured":"Franklin, M., Sohi, G.S.: Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors. In: 25th International Symposium on Microarchitecture (December 1992)","DOI":"10.1109\/MICRO.1992.697025"},{"key":"10_CR17","unstructured":"Ghiasi, S., Casmira, J., Grunwald, D.: Using ipc variation in workloads with externally specified rates to reduce power consumption. In: Workshop on Complexity-Effective Design (June 2000)"},{"key":"10_CR18","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache decay: Exploiting generational behavior to reduce cache leakage power. In: 28th Annual International Symposium on Computer Architecture (June 2001)","DOI":"10.1145\/379240.379268"},{"key":"10_CR19","unstructured":"Kim, H., Somani, A.K., Tyagi, A.: A reconfigurable multi-function computing cache architecture. IEEE Transactions on Very Large Scale Integration Systems (August 2001)"},{"key":"10_CR20","doi-asserted-by":"crossref","unstructured":"Lepak, K.M., Lipasti, M.H.: On the value locality of store instructions. In: 27th Annual International Symposium on Computer Architecture (June 2000)","DOI":"10.1145\/339647.339678"},{"key":"10_CR21","doi-asserted-by":"crossref","unstructured":"Lipasti, M., Wilkerson, C., Shen, J.: Value locality and load value prediction. In: Seventh International Conference on Architectural Support for Programming Languages and Operating Systems (October 1996)","DOI":"10.1145\/237090.237173"},{"key":"10_CR22","doi-asserted-by":"crossref","unstructured":"Lipasti, M., Wilkerson, C., Shen, J.: Value locality and load value prediction. In: Seventh International Conference on Architectural Support for Programming Languages and Operating Systems (October 1996)","DOI":"10.1145\/237090.237173"},{"key":"10_CR23","doi-asserted-by":"crossref","unstructured":"Manne, S., Klauser, A., Grunwald, D.: Pipeline gating: Speculation control for energy reduction. In: 25th Annual International Symposium on Computer Architecture (June 1998)","DOI":"10.1145\/279361.279377"},{"key":"10_CR24","doi-asserted-by":"crossref","unstructured":"Martin, M., Roth, A., Fischer, C.: Exploiting dead value information. In: 30th International Symposium on Microarchitecture (December 1997)","DOI":"10.1109\/MICRO.1997.645804"},{"key":"10_CR25","doi-asserted-by":"crossref","unstructured":"Onder, S., Gupta, R.: Load and store reuse using register file contents. In: 15th International Conference on Supercomputing (June 2001)","DOI":"10.1145\/377792.377850"},{"key":"10_CR26","doi-asserted-by":"crossref","unstructured":"Parikh, H., Skadron, K., Zhang, Y., Barcella, M., Stan, M.R.: Power issues related to branch prediction. In: Proceedings of the Eighth International Symposium on High-Performance Computer Architecture (February 2002)","DOI":"10.1109\/HPCA.2002.995713"},{"key":"10_CR27","doi-asserted-by":"crossref","unstructured":"Powell, M., Agarwal, A., Vijaykumar, T., Falsafi, B., Roy, K.: Reducing set-associative cache energy via way-prediction and selective direct-mapping. In: 34th International Symposium on Microarchitecture (December 2001)","DOI":"10.1109\/MICRO.2001.991105"},{"key":"10_CR28","doi-asserted-by":"crossref","unstructured":"Raasch, S., Binkert, N., Reinhardt, S.: A scalable instruction queue design using dependence chains. In: 29th Annual International Symposium on Computer Architecture (May 2002)","DOI":"10.1109\/ISCA.2002.1003589"},{"key":"10_CR29","doi-asserted-by":"crossref","unstructured":"Ranganathan, P., Adve, S., Jouppi, N.: Reconfigurable caches and their application to media processing. In: 27th Annual International Symposium on Computer Architecture (June 2000)","DOI":"10.1145\/339647.339685"},{"key":"10_CR30","unstructured":"Rotenberg, E.: Exploiting large ineffectual instruction sequences. Technical report, North Carolina State University (1999)"},{"key":"10_CR31","doi-asserted-by":"crossref","unstructured":"Seng, J., Tullsen, D., Cai, G.: Power-sensitive multithreaded architecture. In: International Conference on Computer Design 2000 (September 2000)","DOI":"10.1109\/ICCD.2000.878286"},{"key":"10_CR32","doi-asserted-by":"crossref","unstructured":"Seznec, A., Felix, S., Krishnan, V., Sazeides, Y.: Design tradeoffs for the alpha ev8 conditional branch predictor. In: 29th Annual International Symposium on Computer Architecture (May 2002)","DOI":"10.1109\/ISCA.2002.1003587"},{"key":"10_CR33","doi-asserted-by":"crossref","unstructured":"Sodani, A., Sohi, G.: Dynamic instruction reuse. In: 24th Annual International Symposium on Computer Architecture (June 1997)","DOI":"10.1145\/264107.264200"},{"key":"10_CR34","doi-asserted-by":"crossref","unstructured":"Sodani, A., Sohi, G.S.: An empirical analysis of instruction repetition. In: Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (October 1998)","DOI":"10.1145\/291069.291016"},{"key":"10_CR35","unstructured":"Tullsen, D.: Simulation and modeling of a simultaneous multithreading processor. In: 22nd Annual Computer Measurement Group Conference (December 1996)"},{"key":"10_CR36","doi-asserted-by":"crossref","unstructured":"Tullsen, D., Eggers, S., Levy, H.: Simultaneous multithreading: Maximizing on-chip parallelism. In: 22nd Annual International Symposium on Computer Architecture, June 1995, pp. 392\u2013403 (1995)","DOI":"10.1145\/223982.224449"},{"key":"10_CR37","doi-asserted-by":"crossref","unstructured":"Tullsen, D., Seng, J.: Storageless value prediction using prior register values. In: 26th Annual International Symposium on Computer Architecture, May 1999, pp. 270\u2013279 (1999)","DOI":"10.1109\/ISCA.1999.765957"},{"key":"10_CR38","doi-asserted-by":"crossref","unstructured":"Yang, J., Gupta, R.: Energy-efficient load and store reuse. In: International Symposium on Low Power Electronic Design (August 2001)","DOI":"10.1145\/383082.383097"},{"key":"10_CR39","doi-asserted-by":"crossref","unstructured":"Yang, S.-H., Powell, M.D., Falsafi, B., Roy, K., Vijaykumar, T.N.: An integrated circuit\/architecture approach to reducing leakage in deep-submicron high-performance i-caches. In: Seventh International Symposium on High Performance Computer Architecture (January 2001)","DOI":"10.1109\/HPCA.2001.903259"},{"key":"10_CR40","doi-asserted-by":"crossref","unstructured":"Yang, S.-H., Powell, M.D., Falsafi, B., Vijaykumar, T.N.: Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay. In: Eighth International Symposium on High Performance Computer Architecture (February 2002)","DOI":"10.1109\/HPCA.2002.995706"},{"key":"10_CR41","unstructured":"Yoaz, A., Ronen, R., Chappell, R.S., Almog, Y.: Silence is golden? In: Proceedings of the Seventh International Symposium on High-Performance Computer Architecture (January 2001)"}],"container-title":["Lecture Notes in Computer Science","Power-Aware Computer Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-28641-7_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,26]],"date-time":"2019-05-26T07:45:58Z","timestamp":1558856758000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-28641-7_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540240310","9783540286417"],"references-count":41,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-28641-7_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}